PKUZHOU / NeoMem-MICRO-2024Links
The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
☆57Updated last year
Alternatives and similar repositories for NeoMem-MICRO-2024
Users that are interested in NeoMem-MICRO-2024 are comparing it to the libraries listed below
Sorting:
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆100Updated 5 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆97Updated last month
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆29Updated last week
- A Full-System Simulator for CXL-Based SSD Memory System☆32Updated 10 months ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆29Updated 7 months ago
- A Cycle-level simulator for M2NDP☆31Updated 2 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆41Updated last week
- ☆65Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆26Updated 2 years ago
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆15Updated last month
- ☆29Updated 2 years ago
- ☆78Updated 4 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆174Updated last week
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 8 months ago
- This is where gem5 based DRAM cache models live.☆18Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- ☆153Updated 8 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆39Updated 2 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆30Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆85Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- ☆26Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ☆27Updated 10 months ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 10 months ago