CMU-SAFARI / GPGPUSim-Ramulator
The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used to produce some of the results in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆49Updated 5 years ago
Alternatives and similar repositories for GPGPUSim-Ramulator:
Users that are interested in GPGPUSim-Ramulator are comparing it to the libraries listed below
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- EQueue Dialect☆40Updated 2 years ago
- ☆62Updated 4 years ago
- ☆67Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- gem5 simulator with a gpgpu+graphics GPU model☆52Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆31Updated 2 years ago
- ☆89Updated 11 months ago
- ☆25Updated 3 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆80Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆9Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆50Updated this week
- A Cycle-level simulator for M2NDP☆22Updated 2 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆39Updated 4 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago