CMU-SAFARI / GPGPUSim-Ramulator
The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used to produce some of the results in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆50Updated 5 years ago
Alternatives and similar repositories for GPGPUSim-Ramulator:
Users that are interested in GPGPUSim-Ramulator are comparing it to the libraries listed below
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆91Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- ☆24Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆47Updated 2 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- EQueue Dialect☆40Updated 3 years ago
- ☆63Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆33Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆80Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆47Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆25Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆68Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- ☆14Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago