CMU-SAFARI / GPGPUSim-Ramulator
The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used to produce some of the results in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆55Updated 5 years ago
Alternatives and similar repositories for GPGPUSim-Ramulator
Users that are interested in GPGPUSim-Ramulator are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- ☆25Updated 3 years ago
- ☆72Updated 4 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 6 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆91Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- A Cycle-level simulator for M2NDP☆27Updated 2 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆65Updated 10 months ago
- ☆25Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆66Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆54Updated 5 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆51Updated 9 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆31Updated 5 months ago
- ☆30Updated last month
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago