CMU-SAFARI / GPGPUSim-RamulatorLinks
The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used to produce some of the results in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆58Updated 6 years ago
Alternatives and similar repositories for GPGPUSim-Ramulator
Users that are interested in GPGPUSim-Ramulator are comparing it to the libraries listed below
Sorting:
- ☆65Updated 4 years ago
- ☆101Updated last year
- ☆78Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆85Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- EQueue Dialect☆40Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- ☆29Updated 3 years ago
- Source code of the simulator used in the Mosaic paper from MICRO 2017: "Mosaic: A GPU Memory Manager with Application-Transparent Support…☆49Updated 7 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆26Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- Fast and accurate DRAM power and energy estimation tool☆179Updated 3 weeks ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆29Updated 2 years ago
- ☆63Updated 8 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago