cyjseagull / hybrid-memory-simulatorLinks
hybrid memory simulator consists of MarssX86,DRAMSim2, NVMain and Hybridsim. This simulator has already provided interface to plugin DRAMSim2/NVMain/Hybridsim as the main memory and a patch related to the interface . You can use the simulator to simulate hybrid memory system.
☆23Updated 9 years ago
Alternatives and similar repositories for hybrid-memory-simulator
Users that are interested in hybrid-memory-simulator are comparing it to the libraries listed below
Sorting:
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated 3 weeks ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 7 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 8 years ago
- ☆26Updated 2 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆73Updated 2 months ago
- ☆30Updated 4 years ago
- ☆20Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 10 months ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- this is a repository based on gem5 and aims to be modified for CXL☆22Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆81Updated 5 years ago
- ☆7Updated 4 years ago
- ☆71Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆52Updated 9 months ago
- A Cycle-level simulator for M2NDP☆27Updated last month
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Updated 4 years ago
- This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon C…☆14Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆20Updated 2 months ago
- ☆32Updated 5 years ago
- ☆13Updated 6 years ago