Interactive 3D Layout Viewer for GDSII
☆20Jun 14, 2024Updated 2 years ago
Alternatives and similar repositories for GDS3D
Users that are interested in GDS3D are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 8 years ago
- Fork from https://sourceforge.net/projects/gds3d☆70Jun 11, 2024Updated 2 years ago
- ☆21Jul 15, 2024Updated 2 years ago
- ☆20Aug 20, 2025Updated last year
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- A fake "technology" to play with☆26Feb 11, 2022Updated 4 years ago
- ☆17Oct 13, 2024Updated last year
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆270Aug 20, 2024Updated 2 years ago
- Converts GDSII files to STL files.☆44Dec 12, 2023Updated 2 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆20Apr 27, 2026Updated 4 months ago
- ☆16May 23, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆61Aug 23, 2020Updated 6 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated last month
- Process design kit for NIST superconducting optoelectronic technologies☆16Jul 24, 2021Updated 5 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 3 years ago
- Blender GDSII Importer with PDK Support☆140Sep 3, 2026Updated 2 weeks ago
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- gdsfactory with a klayout backend☆65Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆32Feb 28, 2024Updated 2 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆21May 28, 2021Updated 5 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 6 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆24Mar 28, 2019Updated 7 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- Tiny Tapeout GDS Online Viewer☆25Mar 16, 2026Updated 6 months ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆75Jun 5, 2026Updated 3 months ago
- A minimal neuromorphic chip design in SystemVerilog to learn how brain-inspired computing works from the ground up.☆29Mar 30, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA 101 - Workshop materials☆81Mar 17, 2019Updated 7 years ago
- ☆39Sep 10, 2026Updated last week
- ☆19Nov 1, 2025Updated 10 months ago
- From FPGA Gates to Scientific Calculator☆133May 8, 2026Updated 4 months ago
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆43Jul 13, 2026Updated 2 months ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- A highly scalable architecture to start your digital product in clean way☆12Jan 29, 2024Updated 2 years ago