☆22Sep 16, 2021Updated 4 years ago
Alternatives and similar repositories for APSim
Users that are interested in APSim are comparing it to the libraries listed below
Sorting:
- High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…☆35Nov 20, 2023Updated 2 years ago
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆36May 17, 2024Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Automata Benchmark Suite☆23Oct 23, 2023Updated 2 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- A Comprehensive Benchmark Suite for Graph Computing☆69Feb 20, 2019Updated 7 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- High-performance regular expression matching library☆14Jan 28, 2021Updated 5 years ago
- ☆11May 31, 2019Updated 6 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Darwin: A co-processor for long read alignment☆16Apr 5, 2019Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- ☆29Feb 2, 2017Updated 9 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆80Jun 29, 2022Updated 3 years ago
- JPStream: JSONPath Stream Processing in Parallel☆25Nov 15, 2022Updated 3 years ago
- Thinking is hard - automate it☆18Aug 24, 2022Updated 3 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 11 months ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Feb 12, 2018Updated 8 years ago
- A tunnel for getting behind NATs☆18Nov 23, 2013Updated 12 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 7 years ago
- ☆55Jun 22, 2022Updated 3 years ago
- ☆15Apr 11, 2024Updated last year
- This is the source code of the 2021 replication for ReScience of the paper "Speedup Graph Processing by Graph Ordering" by Hao Wei, Jeffr…☆12May 31, 2021Updated 4 years ago
- ☆12Dec 26, 2018Updated 7 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆12May 17, 2024Updated last year
- Open Shop Scheduling Problem resolution via Ant Colony Optimization algorithm.☆14Mar 28, 2023Updated 2 years ago
- 正则转NFA再转DFA的可视化分析工具☆38Sep 26, 2019Updated 6 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- ☆12Apr 6, 2025Updated 11 months ago
- ☆17Feb 26, 2020Updated 6 years ago