Alternatives and similar repositories for TinkerCAD_Arduino

Users that are interested in TinkerCAD_Arduino are comparing it to the libraries listed below

• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆36Updated 2 years ago
• Rishabh-zhcet / 3DOF_RoboticArmFPGA
  This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…
  ☆21Updated 3 years ago
• mehwish411 / 5-Staged-Pipelined-RISC-V-32I-Processor
  5 stage pipeline implementation of RISC-V 32I Processor.
  ☆10Updated last year
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆407Updated last year
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆164Updated last year
• circuit-solver / circuit-solver.github.io
  This is Circuit Solver which can solve any kind of circuit for you. Do check it out!!
  ☆11Updated 3 years ago
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆124Updated 3 years ago
• semiDESIgner / 50daysRTLcode
  ☆17Updated 2 years ago
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆16Updated 2 years ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆459Updated 6 months ago
• maazm007 / vsdsquadron-mini-internship
  VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
  ☆31Updated 6 months ago
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆82Updated 2 years ago
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated last year
• TL-X-org / TL-V_Projects
  An overview of TL-Verilog resources and projects
  ☆82Updated last month
• TheLeopardsH / RISC-V-5-stage-pipelined-in-verilog
  RISC-V-5 stage pipelined in verilog
  ☆10Updated 5 years ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆291Updated 8 months ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆160Updated 5 years ago
• Ummidichandrika / 100-Days-of-RTL
  ☆116Updated 2 years ago
• EkthaReddy / RISC-V-Single-Cycle-Processor
  In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…
  ☆20Updated last year
• aklsh / getting-started-with-verilog
  Verilog modules for beginners
  ☆28Updated 3 years ago
• Khalique13 / dvsd_pe_sky130
  This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…
  ☆15Updated 4 years ago
• ahmad-mirsalari / PULP
  A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.
  ☆29Updated 2 months ago
• Akash-Perla / ASIC-Design
  This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
  ☆33Updated last year
• ShonTaware / OpenSource_Physical_Design
  This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK
  ☆45Updated 3 years ago
• fayizferosh / soc-design-and-planning-nasscom-vsd
  2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…
  ☆31Updated last year
• mattvenn / awesome-opensource-asic-resources
  ☆375Updated 2 years ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆588Updated last month
• RISCV-MYTH-WORKSHOP / RISC-V-CPU-Core-using-TL-Verilog
  risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom
  ☆15Updated 5 years ago
• arunkpv / vsd-hdp
  ☆18Updated 2 months ago
• mahendraVamshi / riscv-application-profiler
  The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…
  ☆31Updated 9 months ago