Source code for DABANGG attack.
☆10Mar 26, 2022Updated 3 years ago
Alternatives and similar repositories for Source-Code
Users that are interested in Source-Code are comparing it to the libraries listed below
Sorting:
- A flush-reload side channel attack implementation☆56Mar 26, 2022Updated 3 years ago
- Source codes for "Bouquet of Instruction Pointers"☆17Nov 4, 2020Updated 5 years ago
- Working Set Page Cache side-channel IPC PoC☆68Jan 9, 2019Updated 7 years ago
- HexPADS, a host-based, Performance-counter-based Attack Detection System☆41Sep 6, 2022Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Aug 21, 2019Updated 6 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23May 9, 2019Updated 6 years ago
- [arXiv'18] Security Analysis of Deep Neural Networks Operating in the Presence of Cache Side-Channel Attacks☆21Feb 19, 2020Updated 6 years ago
- Hardware Security Labs☆31May 3, 2017Updated 8 years ago
- Simple single cycle RISC processor written in Verilog☆49Mar 23, 2018Updated 7 years ago
- ☆11Oct 28, 2020Updated 5 years ago
- C-compatible enum for Julia☆15Dec 23, 2023Updated 2 years ago
- Improving side channel analysis techniques for CTF problems.☆12Oct 25, 2020Updated 5 years ago
- A Julia package for Interpretable Compositional Networks (ICN), a variant of neural networks, allowing the user to get interpretable resu…☆13Jun 11, 2025Updated 9 months ago
- Securing Data Analytics on Intel SGX using Randomization☆13Aug 30, 2017Updated 8 years ago
- A demo of Flush-Reload style Side-channel attack.☆10Feb 20, 2019Updated 7 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- Constant-time choose between two variables in Clang/LLVM☆20Apr 14, 2018Updated 7 years ago
- All the info you need to create and run a Julia Student Club.☆10Jan 19, 2021Updated 5 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 5 years ago
- This repository contains examples of Flush+Flush cache attacks☆170Oct 12, 2021Updated 4 years ago
- Page Cache Side Channel Attacks (CVE-2019-5489) proof of concept for Linux☆10Oct 2, 2021Updated 4 years ago
- Side-channel Analysis☆19May 17, 2022Updated 3 years ago
- Notify me, Julia! I cannot remember after executing the script!!☆15Jul 26, 2021Updated 4 years ago
- Securing System Logs With Intel SGX☆17Mar 31, 2017Updated 8 years ago
- ☆13Apr 27, 2020Updated 5 years ago
- protostar docker version☆14Dec 23, 2020Updated 5 years ago
- A testcase generation tool for Persistent Memory Programs.☆15Jul 19, 2021Updated 4 years ago
- A extension for chrome providing a personal assistant bot☆10Dec 13, 2022Updated 3 years ago
- This repository contains several tools to perform Cache Template Attacks☆165Nov 11, 2025Updated 4 months ago
- 这是一个获取任意切换libc版本和源码级别调试能力的仓库☆12Mar 13, 2020Updated 6 years ago
- ☆10Jul 11, 2019Updated 6 years ago
- Intel® Software Guard Extensions (Intel® SGX) Samples☆11Dec 2, 2016Updated 9 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆17Nov 15, 2022Updated 3 years ago
- SGX protected filesystem demo☆12Jul 28, 2017Updated 8 years ago
- ☆19Jun 20, 2020Updated 5 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Deep learning side channel privileged memory reader☆45Jun 28, 2018Updated 7 years ago
- An emulation of RDMA(remote direct memory access) library☆13Jul 2, 2015Updated 10 years ago
- ☆12Sep 12, 2025Updated 6 months ago