Alternatives and similar repositories for Source-Code:

Users that are interested in Source-Code are comparing it to the libraries listed below

• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆44Updated 2 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆14Updated 4 years ago
• compsec-snu / specdoctor
  ☆22Updated last year
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆48Updated 5 years ago
• vusec / tlbdr
  ☆18Updated 2 years ago
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆26Updated 4 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 4 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆30Updated last year
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆12Updated last year
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆20Updated last year
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆56Updated 3 years ago
• compsec-snu / difuzz-rtl
  ☆80Updated 8 months ago
• amdprefetch / amd-prefetch-attacks
  ☆23Updated last year
• isec-tugraz / halfdouble
  ☆14Updated 2 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 4 months ago
• heartever / primeprobe
  prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave
  ☆15Updated 6 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• flowyroll / uarchsec
  ☆44Updated 6 years ago
• 0xADE1A1DE / CacheFX
  ☆9Updated 2 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆58Updated 6 months ago
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• jcb82 / aes_cache
  Research code to perform AES timing attacks circa 2006
  ☆16Updated 11 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• PittECEArch / AdversarialPrefetch
  ☆19Updated 2 years ago