iis-eth-zurich / hd_dvs
Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing
☆10Updated 4 years ago
Alternatives and similar repositories for hd_dvs:
Users that are interested in hd_dvs are comparing it to the libraries listed below
- ☆18Updated 2 years ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆32Updated 8 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆42Updated 11 months ago
- ☆32Updated last year
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆18Updated last year
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆11Updated last year
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆12Updated 3 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆10Updated 3 years ago
- Quantization-aware training with spiking neural networks☆38Updated 3 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆31Updated last month
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆11Updated 10 months ago
- ☆51Updated 2 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆12Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Fully opensource spiking neural network accelerator☆137Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- ☆44Updated last year
- SSTDP is a efficient spiking neural network training framework, which is contributed by Fangxin Liu and Wenbo Zhao.☆34Updated 3 years ago
- ☆24Updated 2 years ago
- ☆15Updated 4 years ago
- Generate an FPGA design for a TWN☆10Updated 5 years ago
- ☆21Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆17Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year