iis-eth-zurich / hd_dvsLinks
Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing
☆12Updated 5 years ago
Alternatives and similar repositories for hd_dvs
Users that are interested in hd_dvs are comparing it to the libraries listed below
Sorting:
- ☆20Updated 3 years ago
- ☆41Updated last year
- ☆35Updated 10 months ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆17Updated last year
- Fully opensource spiking neural network accelerator☆162Updated 2 years ago
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆23Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆62Updated last year
- Quantization-aware training with spiking neural networks☆51Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- ☆10Updated 7 months ago
- ☆32Updated last year
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- ☆15Updated 8 months ago
- Benchmark harness and baseline results for the NeuroBench algorithm track.☆102Updated 4 months ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆37Updated 8 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ☆30Updated 3 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Updated 3 years ago
- ☆16Updated 5 years ago
- ☆11Updated 7 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆14Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆23Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆42Updated 3 years ago
- ☆38Updated 4 years ago
- ☆25Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago