iis-eth-zurich / hd_dvsLinks
Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing
☆10Updated 5 years ago
Alternatives and similar repositories for hd_dvs
Users that are interested in hd_dvs are comparing it to the libraries listed below
Sorting:
- ☆19Updated 2 years ago
- Fully opensource spiking neural network accelerator☆154Updated 2 years ago
- ☆37Updated last year
- ☆29Updated 6 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆21Updated last year
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆15Updated 9 months ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆53Updated last year
- Benchmark harness and baseline results for the NeuroBench algorithm track.☆89Updated last month
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆23Updated 2 years ago
- ☆26Updated 3 years ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆37Updated 8 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- Quantization-aware training with spiking neural networks☆47Updated 3 years ago
- ☆10Updated 4 months ago
- ☆11Updated 7 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Updated 3 years ago
- ☆14Updated 5 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- ☆48Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆40Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- SSTDP is a efficient spiking neural network training framework, which is contributed by Fangxin Liu and Wenbo Zhao.☆35Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆15Updated last year