iis-eth-zurich / hd_dvsLinks
Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing
☆10Updated 4 years ago
Alternatives and similar repositories for hd_dvs
Users that are interested in hd_dvs are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- ☆36Updated last year
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆19Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- ☆23Updated 4 months ago
- Quantization-aware training with spiking neural networks☆43Updated 3 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆18Updated last year
- Interactive Tutorials on Training Spiking Neural Network With Backprop☆39Updated 3 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆50Updated last year
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆15Updated 7 months ago
- ☆30Updated 7 months ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- ☆10Updated 6 years ago
- A Liquid State Machine (LSM) with E-I balanced neurons☆5Updated 6 years ago
- Benchmark harness and baseline results for the NeuroBench algorithm track.☆81Updated last week
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆12Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- ☆58Updated 5 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆26Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- ☆55Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆25Updated 3 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Updated 3 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆28Updated last week
- ☆45Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 5 months ago
- Neural Architecture Search for Spiking Neural Networks, ECCV2022☆67Updated 2 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated 4 months ago