iis-eth-zurich / hd_dvsLinks
Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing
☆10Updated 5 years ago
Alternatives and similar repositories for hd_dvs
Users that are interested in hd_dvs are comparing it to the libraries listed below
Sorting:
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆20Updated 2 years ago
- ☆18Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆19Updated last year
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- ☆24Updated 5 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- Fully opensource spiking neural network accelerator☆152Updated 2 years ago
- ☆10Updated 7 years ago
- ☆14Updated 4 months ago
- ☆24Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆50Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆36Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- ☆25Updated 3 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated 5 months ago
- ☆10Updated 3 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- ☆16Updated 2 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆13Updated 2 years ago
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆35Updated 8 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆39Updated 3 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆17Updated 5 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆16Updated 8 months ago
- ☆23Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Benchmark harness and baseline results for the NeuroBench algorithm track.☆84Updated last week