SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译
☆22Jan 10, 2022Updated 4 years ago
Alternatives and similar repositories for SystemVerilog-for-Verification-Third-Edition-cn
Users that are interested in SystemVerilog-for-Verification-Third-Edition-cn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆25Nov 7, 2022Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Sep 20, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe☆19Apr 14, 2022Updated 4 years ago
- ☆51Apr 26, 2024Updated 2 years ago
- A summary for existing real rain images datasets☆11Mar 24, 2021Updated 5 years ago
- Modern Hardware/Software Interface (HSI) Documentation☆27Mar 14, 2023Updated 3 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- ☆11Nov 5, 2019Updated 6 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Mar 5, 2024Updated 2 years ago
- Toolkit for VIPER benchmark☆17Aug 11, 2020Updated 6 years ago
- ☆11Nov 30, 2022Updated 3 years ago
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Aug 16, 2026Updated 2 months ago
- Source code to reproduce results from Panoptic Swiftnet paper.☆16Oct 18, 2022Updated 3 years ago
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 3 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- Deep Convolutional Encoder-Decoder network for image segmentation☆15May 30, 2020Updated 6 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 12 years ago
- A motor control application running in Patmos using the Altera Power Board☆10Mar 15, 2016Updated 10 years ago
- 使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。☆10Dec 27, 2021Updated 4 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆16Mar 28, 2023Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- ☆10Apr 8, 2021Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆26Feb 23, 2023Updated 3 years ago
- Implementing a Pipelined FFT using Verilog (Learning Project)☆17Jul 1, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- 物件導向-戴文凱☆12Jun 1, 2021Updated 5 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- ☆25Nov 4, 2023Updated 2 years ago
- Source code for the paper "FedUKD: Federated UNet Model with Knowledge Distillation for Land Use Classification from Satellite and Street…☆12Mar 8, 2022Updated 4 years ago
- intermediate image viewer☆13Updated this week