SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译
☆20Jan 10, 2022Updated 4 years ago
Alternatives and similar repositories for SystemVerilog-for-Verification-Third-Edition-cn
Users that are interested in SystemVerilog-for-Verification-Third-Edition-cn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 11 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Updated this week
- A summary for existing real rain images datasets☆11Mar 24, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆25Nov 7, 2022Updated 3 years ago
- ☆46Apr 26, 2024Updated 2 years ago
- Modern Hardware/Software Interface (HSI) Documentation☆26Mar 14, 2023Updated 3 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- ☆10Nov 5, 2019Updated 6 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- Flute 3.1 with CMake support☆14Jul 25, 2019Updated 6 years ago
- Toolkit for VIPER benchmark☆16Aug 11, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Mar 5, 2024Updated 2 years ago
- Structured data extraction from research literature☆27Aug 2, 2025Updated 9 months ago
- Source code to reproduce results from Panoptic Swiftnet paper.☆16Oct 18, 2022Updated 3 years ago
- 使用verilog实现流水线 FFT☆15Jul 1, 2024Updated last year
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- 数字电路设计与FPGA设计书籍☆76May 31, 2022Updated 3 years ago
- ☆11Nov 30, 2022Updated 3 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆14Mar 28, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。☆10Dec 27, 2021Updated 4 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13May 20, 2026Updated last week
- Fast Floating Point Operators for High Level Synthesis☆25Feb 23, 2023Updated 3 years ago
- 《C++23 Best Practices》的非专业个人翻译☆29Nov 27, 2025Updated 6 months ago
- ☆10Apr 8, 2021Updated 5 years ago
- Official implementation for "Knowledge Distillation with Refined Logits".☆23Aug 26, 2024Updated last year
- ☆19Mar 12, 2024Updated 2 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆10Jan 18, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆18Feb 25, 2021Updated 5 years ago
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 6 years ago
- Source code for the paper "FedUKD: Federated UNet Model with Knowledge Distillation for Land Use Classification from Satellite and Street…☆19Feb 9, 2023Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 8 months ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- ☆14Jun 7, 2021Updated 4 years ago