SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译
☆19Jan 10, 2022Updated 4 years ago
Alternatives and similar repositories for SystemVerilog-for-Verification-Third-Edition-cn
Users that are interested in SystemVerilog-for-Verification-Third-Edition-cn are comparing it to the libraries listed below
Sorting:
- EE 287 2012 Fall☆32Mar 11, 2013Updated 12 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Mar 2, 2026Updated last week
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- 使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。☆10Dec 27, 2021Updated 4 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 5 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated 11 months ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- IOC for Rockwell - Allen Bradley PLC. (ControlLogix 5000)☆12Nov 17, 2025Updated 3 months ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆14Mar 28, 2023Updated 2 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 2 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆16Feb 25, 2021Updated 5 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- Flute 3.1 with CMake support☆13Jul 25, 2019Updated 6 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆10Jan 18, 2024Updated 2 years ago
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Oct 3, 2014Updated 11 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆14Mar 29, 2020Updated 5 years ago
- An implementation of RV32I based on EECS151☆10Jan 30, 2024Updated 2 years ago
- 《C++23 Best Practices》的非专业个人翻译☆28Nov 27, 2025Updated 3 months ago
- ☆15Dec 15, 2021Updated 4 years ago
- pytorch : Learning Spatio-Temporal Representation with Pseudo-3D Residual Networks☆10Apr 5, 2019Updated 6 years ago
- Source code for the paper "FedUKD: Federated UNet Model with Knowledge Distillation for Land Use Classification from Satellite and Street…☆18Feb 9, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- gitnote extensions☆12Mar 10, 2019Updated 7 years ago
- Spider to crawl every page of a book from wqbook.com☆20Oct 10, 2022Updated 3 years ago