fabriziotappero / opencores-scraper
few python scripts to clone all IP cores from opencores.org
☆17Updated 8 months ago
Related projects: ⓘ
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 5 years ago
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- USB Full Speed PHY☆38Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆24Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆34Updated 3 years ago
- Revision Control Labs and Materials☆23Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆28Updated this week
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆16Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆55Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- IEEE P1735 decryptor for VHDL☆23Updated 9 years ago
- Single Port RAM, Dual Port RAM, FIFO☆17Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆58Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆84Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆72Updated last year
- Platform Level Interrupt Controller☆34Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated last month
- Ethernet MAC 10/100 Mbps☆75Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆33Updated 3 years ago
- ☆56Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆12Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆19Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆33Updated 8 months ago
- Dual RISC-V DISC with integrated eFPGA☆15Updated 2 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆31Updated 3 years ago
- ☆31Updated last year