few python scripts to clone all IP cores from opencores.org
☆32Jan 8, 2024Updated 2 years ago
Alternatives and similar repositories for opencores-scraper
Users that are interested in opencores-scraper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆637Jan 18, 2023Updated 3 years ago
- Standalone IP with ARM-AMBA/AXI capable device. Enables sending and receiving data via SpaceWire protocol. Tested on Xilinx FPGA (ZYNQ).☆13Jul 12, 2024Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆172Oct 27, 2015Updated 11 years ago
- ☆12May 29, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Aug 29, 2026Updated 2 months ago
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆15Feb 5, 2026Updated 9 months ago
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆52Oct 20, 2026Updated 2 weeks ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- ☆16Jun 28, 2021Updated 5 years ago
- Create a working Rocket Chip bitstream for Xilinx boards on Ubuntu 24.04 LTS by Eugene Tarassov's GitHub repo☆11Apr 27, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- LLM-Aided FPGA Design and Debug Flow☆43Aug 1, 2025Updated last year
- port of Stephen A. Edwards apple2fpga to ULX3S☆19Mar 27, 2024Updated 2 years ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated last year
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- ☆16Mar 17, 2026Updated 7 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆11May 24, 2021Updated 5 years ago
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- ARM Trusted Firmware☆36Oct 18, 2026Updated 2 weeks ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆15Dec 16, 2020Updated 5 years ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆22Updated this week
- ECE 5745 Tutorial 6: Automated ASIC Flow☆10Feb 4, 2022Updated 4 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- A simple to use VHDL module to display text on VGA display.☆40Dec 16, 2013Updated 12 years ago
- ☆20Oct 27, 2026Updated last week
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago