few python scripts to clone all IP cores from opencores.org
☆26Jan 8, 2024Updated 2 years ago
Alternatives and similar repositories for opencores-scraper
Users that are interested in opencores-scraper are comparing it to the libraries listed below
Sorting:
- ☆10Oct 23, 2016Updated 9 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆575Jan 18, 2023Updated 3 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆138Oct 27, 2015Updated 10 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- ARM Trusted Firmware☆34Nov 20, 2025Updated 3 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆26Sep 9, 2021Updated 4 years ago
- ☆12May 21, 2024Updated last year
- ☆47Jun 4, 2023Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- an abstraction layer across user-space Linux, baremetal, and RTOS environments☆25Nov 20, 2025Updated 3 months ago
- ☆36Jan 21, 2021Updated 5 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- XBMC addons☆14Apr 20, 2018Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- Cuckoo Sandbox report parser into ransomware classifier☆11Feb 14, 2019Updated 7 years ago
- MFT Fast Transcoder is a fast forensic tool to analyze MFT of NTFS partitions.☆12Feb 27, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- It's a handy tool to help you analyze malware. You can use this tool to query your malware samples using different hashes or find all oth…☆20Jul 22, 2025Updated 7 months ago
- Source code for TMS WEB Core 2nd Edition☆12Apr 16, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Synopsys License patcher☆39Sep 12, 2024Updated last year
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- Completely strips digital signatures from executables (.exe, .dll, .sys, .drv...) and fixes issues preventing resigning☆17Oct 19, 2025Updated 4 months ago
- This store contains Configurable Example Designs.☆51Feb 26, 2026Updated last week
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- ☆12Aug 4, 2025Updated 7 months ago