ultraembedded / core_jpegLinks
High throughput JPEG decoder in Verilog for FPGA
☆252Updated 3 years ago
Alternatives and similar repositories for core_jpeg
Users that are interested in core_jpeg are comparing it to the libraries listed below
Sorting:
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆291Updated 5 years ago
- Opensource DDR3 Controller☆405Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆545Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆264Updated 6 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆130Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- JPEG Encoder Verilog☆79Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆407Updated 3 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Updated 10 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆147Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆282Updated 5 years ago
- Verilog UART☆188Updated 12 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆244Updated 5 years ago
- A simple, basic, formally verified UART controller☆319Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆346Updated 2 months ago
- Verilog digital signal processing components☆163Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆152Updated 6 years ago
- Verilog SDRAM memory controller☆351Updated 8 years ago
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- IEEE 754 floating point unit in Verilog☆150Updated 9 years ago
- Verilog module for calculation of FFT.☆191Updated 13 years ago
- SPI Slave for FPGA in Verilog and VHDL☆220Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- Basic RISC-V Test SoC☆163Updated 6 years ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- AHB3-Lite Interconnect☆108Updated last year
- Bus bridges and other odds and ends☆618Updated 8 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago