ultraembedded / core_jpegLinks
High throughput JPEG decoder in Verilog for FPGA
☆247Updated 3 years ago
Alternatives and similar repositories for core_jpeg
Users that are interested in core_jpeg are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆397Updated 5 months ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆288Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆533Updated 4 years ago
- JPEG Encoder Verilog☆78Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆330Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆397Updated 2 months ago
- Verilog UART☆186Updated 12 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆262Updated 6 years ago
- Verilog digital signal processing components☆159Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 9 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆507Updated 3 weeks ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆149Updated 6 years ago
- Verilog SDRAM memory controller☆351Updated 8 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆144Updated 2 years ago
- A simple, basic, formally verified UART controller☆318Updated last year
- FPGA display controller with support for VGA, DVI, and HDMI.☆244Updated 5 years ago
- Fixed Point Math Library for Verilog☆144Updated 11 years ago
- Example designs for FPGA Drive FMC☆278Updated 11 months ago
- A simple implementation of a UART modem in Verilog.☆168Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆140Updated last year
- Basic RISC-V Test SoC☆162Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆150Updated 9 years ago
- Bus bridges and other odds and ends☆609Updated 7 months ago
- Verilog based BCH encoder/decoder☆128Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆216Updated last year
- Labs to learn SpinalHDL☆150Updated last year