ultraembedded / core_jpegLinks
High throughput JPEG decoder in Verilog for FPGA
☆243Updated 3 years ago
Alternatives and similar repositories for core_jpeg
Users that are interested in core_jpeg are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆389Updated 4 months ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆284Updated 4 years ago
- JPEG Encoder Verilog☆78Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆525Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- Verilog digital signal processing components☆157Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆428Updated last week
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆138Updated last year
- Verilog UART☆183Updated 12 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆141Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆259Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆241Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Pipeline FFT Implementation in Verilog HDL☆136Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- Verilog module for calculation of FFT.☆185Updated 13 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆117Updated 2 years ago
- Verilog SPI master and slave☆60Updated 9 years ago
- Verilog SDRAM memory controller☆348Updated 8 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆147Updated 9 years ago