ultraembedded / core_jpeg
High throughput JPEG decoder in Verilog for FPGA
☆222Updated 3 years ago
Alternatives and similar repositories for core_jpeg:
Users that are interested in core_jpeg are comparing it to the libraries listed below
- Opensource DDR3 Controller☆300Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆426Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆316Updated 11 months ago
- JPEG Encoder Verilog☆74Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆120Updated 2 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆147Updated this week
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆121Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆255Updated 2 months ago
- Bus bridges and other odds and ends☆529Updated last month
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆146Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- Verilog module for calculation of FFT.☆168Updated 12 years ago
- AXI interface modules for Cocotb☆246Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Common SystemVerilog components☆593Updated last week
- Verilog digital signal processing components☆131Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆244Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆114Updated last year
- Vivado诸多IP,包括图像处理等☆200Updated 8 months ago
- An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。☆289Updated last year
- A simple implementation of a UART modem in Verilog.☆125Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆194Updated 10 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- Example designs for FPGA Drive FMC☆239Updated 2 months ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆275Updated 4 years ago