ultraembedded / core_jpegLinks
High throughput JPEG decoder in Verilog for FPGA
☆245Updated 3 years ago
Alternatives and similar repositories for core_jpeg
Users that are interested in core_jpeg are comparing it to the libraries listed below
Sorting:
- Opensource DDR3 Controller☆390Updated 5 months ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆285Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆528Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆388Updated last month
- Fully parametrizable combinatorial parallel LFSR/CRC module☆158Updated 8 months ago
- JPEG Encoder Verilog☆77Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Verilog digital signal processing components☆159Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆328Updated 3 weeks ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Verilog UART☆186Updated 12 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Bus bridges and other odds and ends☆602Updated 6 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆459Updated this week
- FPGA display controller with support for VGA, DVI, and HDMI.☆242Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆142Updated 6 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- A simple, basic, formally verified UART controller☆312Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆143Updated 2 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆260Updated 6 years ago
- Verilog module for calculation of FFT.☆188Updated 13 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆139Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆145Updated last year
- Basic RISC-V Test SoC☆158Updated 6 years ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- A simple implementation of a UART modem in Verilog.☆164Updated 4 years ago
- Verilog SDRAM memory controller☆348Updated 8 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year