ultraembedded / core_jpeg
High throughput JPEG decoder in Verilog for FPGA
☆221Updated 2 years ago
Alternatives and similar repositories for core_jpeg:
Users that are interested in core_jpeg are comparing it to the libraries listed below
- Opensource DDR3 Controller☆265Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆408Updated 3 years ago
- JPEG Encoder Verilog☆74Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆300Updated 9 months ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆274Updated 4 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆240Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆264Updated 4 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆224Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆242Updated 5 years ago
- Verilog digital signal processing components☆126Updated 2 years ago
- SDRAM controller with AXI4 interface☆87Updated 5 years ago
- Verilog module for calculation of FFT.☆167Updated 12 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆119Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆225Updated 2 years ago
- Bus bridges and other odds and ends☆521Updated 2 weeks ago
- Common SystemVerilog components☆572Updated 2 weeks ago
- Fixed Point Math Library for Verilog☆124Updated 10 years ago
- WISHBONE SD Card Controller IP Core☆119Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆455Updated last week
- Fully parametrizable combinatorial parallel LFSR/CRC module☆143Updated 2 years ago
- ☆225Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆109Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆130Updated 8 months ago
- 10Gb Ethernet Switch☆170Updated 11 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆121Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆113Updated 2 years ago
- A simple, basic, formally verified UART controller☆288Updated last year
- AXI interface modules for Cocotb☆233Updated last year
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- A basic GPU for altera FPGAs☆71Updated 5 years ago