ultraembedded / core_jpeg
High throughput JPEG decoder in Verilog for FPGA
☆221Updated 3 years ago
Alternatives and similar repositories for core_jpeg:
Users that are interested in core_jpeg are comparing it to the libraries listed below
- JPEG Encoder Verilog☆74Updated 2 years ago
- Opensource DDR3 Controller☆276Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆421Updated 3 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆275Updated 4 years ago
- WISHBONE SD Card Controller IP Core☆121Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆312Updated 10 months ago
- SDRAM controller with AXI4 interface☆88Updated 5 years ago
- AXI interface modules for Cocotb☆242Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆144Updated 2 weeks ago
- Verilog digital signal processing components☆129Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆120Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆112Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆250Updated 2 months ago
- Bus bridges and other odds and ends☆523Updated last month
- A full-speed device-side USB peripheral core written in Verilog.☆228Updated 2 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆224Updated 5 years ago
- Verilog module for calculation of FFT.☆167Updated 12 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- A simple, basic, formally verified UART controller☆290Updated last year
- Fixed Point Math Library for Verilog☆124Updated 10 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆242Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆121Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- xk265:HEVC/H.265 Video Encoder IP Core (RTL)☆241Updated last year
- Basic RISC-V Test SoC☆115Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆122Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆193Updated 7 months ago
- PCI express simulation framework for Cocotb☆153Updated last year