Flexible VHDL library
☆194Jun 28, 2023Updated 2 years ago
Alternatives and similar repositories for vhdl-extras
Users that are interested in vhdl-extras are comparing it to the libraries listed below
Sorting:
- Library of VHDL components that are useful in larger designs.☆243Oct 10, 2023Updated 2 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Mar 1, 2026Updated last week
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated last month
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Feb 14, 2026Updated 3 weeks ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆64Nov 7, 2025Updated 4 months ago
- VHDL related news.☆27Mar 2, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 26, 2026Updated last week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated last month
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- An abstract language model of VHDL written in Python.☆62Jan 28, 2026Updated last month
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- VHDL compiler and simulator☆780Updated this week
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago