Alternatives and similar repositories for vhdl-extras:

Users that are interested in vhdl-extras are comparing it to the libraries listed below

• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆234Updated this week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆148Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆385Updated 3 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆230Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated 2 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆198Updated 3 weeks ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆109Updated this week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆469Updated this week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆232Updated last year
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆112Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆518Updated last week
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆159Updated last year
• svunit / svunit
  ☆195Updated 3 weeks ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆65Updated 2 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆758Updated last week
• raysalemi / Python4RTLVerification
  ☆130Updated 2 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆196Updated 3 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆125Updated 2 years ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆52Updated 4 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆662Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆248Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆400Updated last month
• themperek / cocotb-test
  Unit testing for cocotb
  ☆157Updated last month
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆224Updated 8 months ago
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆269Updated last year
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆244Updated last month