A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆172Oct 27, 2015Updated 11 years ago
Alternatives and similar repositories for opencores-ip
Users that are interested in opencores-ip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆637Jan 18, 2023Updated 3 years ago
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- Hardware implementation of the ChaCha20-Poly1305 AEAD construction☆15Oct 8, 2020Updated 6 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆72Jan 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆22Sep 30, 2026Updated last month
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- 10G Low Latency Ethernet☆111Jul 15, 2023Updated 3 years ago
- YOLOv8 object detection deployment on STM32N6 using STM32AI Model Zoo☆16Apr 21, 2026Updated 6 months ago
- A simple step by step tutorial for Cadence Innovus☆31Jul 22, 2026Updated 3 months ago
- animate an SVG with a VCD file☆13Aug 3, 2022Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆19Sep 21, 2025Updated last year
- ☆26Jun 17, 2014Updated 12 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated 5 months ago
- This is a list of central processing units based on the ARM family of instruction sets designed by ARM Ltd. and third parties, sorted by …☆11May 11, 2023Updated 3 years ago
- ☆11Dec 3, 2025Updated 11 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆581Oct 31, 2026Updated last week
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - analog, mixed signal and custom GDS projects☆22Sep 15, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆725May 31, 2026Updated 5 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 8 months ago
- OpenSPARC-based SoC☆78Jul 17, 2014Updated 12 years ago
- Everything around N64 and RGB☆13Jan 22, 2018Updated 8 years ago
- ☆11Mar 22, 2022Updated 4 years ago
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆29Aug 10, 2026Updated 2 months ago
- ☆25Apr 24, 2026Updated 6 months ago
- Advanced CLI tool for automating Machine Learning (AutoML) using state-of-the-art deep learning models to apply transfer learning with mu…☆19Nov 1, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book manage…☆26Apr 24, 2026Updated 6 months ago
- A parameterizable Weight-Stationary 2D Systolic Array implemented in Verilog for hardware-accelerated matrix multiplication☆47Jul 13, 2026Updated 3 months ago
- VHDL Implementation☆15Oct 9, 2014Updated 12 years ago
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆52Oct 20, 2026Updated 2 weeks ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆102Oct 29, 2026Updated last week
- PW-Sat2 hardware designed by the PW-Sat2 team☆13May 20, 2019Updated 7 years ago