klyone / opencores-ipLinks
A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆109Updated 9 years ago
Alternatives and similar repositories for opencores-ip
Users that are interested in opencores-ip are comparing it to the libraries listed below
Sorting:
- Basic RISC-V Test SoC☆139Updated 6 years ago
- Verilog UART☆177Updated 12 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆103Updated last year
- Verilog digital signal processing components☆146Updated 2 years ago
- Opensource DDR3 Controller☆371Updated last month
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆328Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 8 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆154Updated last month
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆175Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- ☆162Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago
- Fixed Point Math Library for Verilog☆138Updated 11 years ago
- A demo system for Ibex including debug support and some peripherals☆73Updated last month
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- Fabric generator and CAD tools.☆192Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆498Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆127Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆308Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- AXI interface modules for Cocotb☆276Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 3 weeks ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- A simple RISC V core for teaching☆193Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago