A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆151Oct 27, 2015Updated 10 years ago
Alternatives and similar repositories for opencores-ip
Users that are interested in opencores-ip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- few python scripts to clone all IP cores from opencores.org☆29Jan 8, 2024Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆617Jan 18, 2023Updated 3 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆69Jan 10, 2024Updated 2 years ago
- 10G Low Latency Ethernet☆110Jul 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 3 months ago
- ☆24Jun 17, 2014Updated 12 years ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 30, 2026Updated last month
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 4 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆99Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆58Mar 3, 2024Updated 2 years ago
- ☆12Apr 3, 2017Updated 9 years ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆658May 31, 2026Updated last month
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆19Apr 26, 2023Updated 3 years ago
- Supercharged USB bootloader for various PIC24/dsPIC33 MCUs.☆12Jul 8, 2021Updated 5 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- C++ implementation of Reed-Solomon encoding/decoding☆18Feb 9, 2024Updated 2 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PW-Sat2 hardware designed by the PW-Sat2 team☆12May 20, 2019Updated 7 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆42Dec 24, 2020Updated 5 years ago
- ☆18Jun 2, 2025Updated last year
- VHDL Implementation☆15Oct 9, 2014Updated 11 years ago
- Hack@DAC 2021☆20Jul 24, 2024Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Open Logic FPGA Standard Library☆991Jul 8, 2026Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Homework assignments for CIS 4710/5710☆35Apr 29, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆110Dec 24, 2023Updated 2 years ago
- Amber ARM-compatible core☆18Jul 17, 2014Updated 12 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆11Apr 2, 2022Updated 4 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆404Feb 26, 2025Updated last year
- Replacement SSD for Benq S6☆13Dec 24, 2021Updated 4 years ago
- This is for uvm_tb_gen☆54Feb 13, 2025Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated 2 months ago