A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆139Oct 27, 2015Updated 10 years ago
Alternatives and similar repositories for opencores-ip
Users that are interested in opencores-ip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- few python scripts to clone all IP cores from opencores.org☆27Jan 8, 2024Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆597Jan 18, 2023Updated 3 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆41Dec 24, 2020Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Dec 11, 2025Updated 4 months ago
- ☆18Jun 2, 2025Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 months ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 3 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 4 years ago
- 10G Low Latency Ethernet☆104Jul 15, 2023Updated 2 years ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆25Mar 17, 2025Updated last year
- ☆15Dec 3, 2020Updated 5 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 7 months ago
- EDA component libraries☆19Jun 16, 2017Updated 8 years ago
- A project aimed at teaching how to build an OS from scratch in C and Rust☆47Mar 26, 2026Updated last month
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Custom IC Creator Simulation tools☆27May 1, 2026Updated last week
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- Converter from pulse dialing to tone dialing☆14Feb 23, 2023Updated 3 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fixed point math library for SystemVerilog☆43Nov 14, 2024Updated last year
- A cycle accurate emulation of the VIC-II graphics chip found in the Commodore 64.☆19Feb 1, 2025Updated last year
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- ☆10Jul 18, 2019Updated 6 years ago
- ☆23Apr 24, 2026Updated 2 weeks ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆93Updated this week
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 3 months ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Mar 10, 2021Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- Another world port ESP32 TTGO VGA32 v1.4☆13Sep 23, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 3 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated last month
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆30Mar 18, 2023Updated 3 years ago