A huge collection of VHDL/Verilog open-source IP cores scraped from the web
☆138Oct 27, 2015Updated 10 years ago
Alternatives and similar repositories for opencores-ip
Users that are interested in opencores-ip are comparing it to the libraries listed below
Sorting:
- few python scripts to clone all IP cores from opencores.org☆26Jan 8, 2024Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆575Jan 18, 2023Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆40Dec 24, 2020Updated 5 years ago
- ☆21Dec 11, 2025Updated 2 months ago
- Programs a Spartan 6 FPGA over JTAG using an FTDI USB chip.☆16Jul 27, 2019Updated 6 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- ☆15Dec 3, 2020Updated 5 years ago
- Custom IC Creator Simulation tools☆22Dec 29, 2025Updated 2 months ago
- ☆23Jan 4, 2026Updated 2 months ago
- ☆21Jun 17, 2014Updated 11 years ago
- ☆31Updated this week
- Open Source Data Acquisition and Control Software☆26Aug 13, 2024Updated last year
- CAN FD IP Core in VHDL☆41Feb 2, 2026Updated last month
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- A repository of information and source files for toolflow-supported hardware☆32Jul 15, 2022Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆108Feb 22, 2024Updated 2 years ago
- Balthazar's case and the design. Updates regularly as we progress.☆12Oct 22, 2024Updated last year
- Software Development Kit (SDK) for Smart Pendant Extensions☆17Updated this week
- Compile-time string processing utilities, with TypeName resolution and built-in file path manipulation☆14Feb 23, 2026Updated 2 weeks ago
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- OpenSPARC-based SoC☆75Jul 17, 2014Updated 11 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Jul 7, 2024Updated last year
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆537Nov 30, 2024Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆88Mar 2, 2026Updated last week
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- TouchGFX simulator development in Visual Studio Code with CMake☆14Mar 25, 2025Updated 11 months ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Blender importer for DML and DPL files created by the Dagor Asset Explorer.☆14Aug 20, 2023Updated 2 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- A newbie-friendly, temporary solution that encourages all contributions for long-term and stable use for MT7902 driver on Linux☆14Aug 6, 2024Updated last year
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- 短链接服务器，基于proactor的多线程服务器，maysql作为发号器，redis缓存☆10Jun 2, 2021Updated 4 years ago