m-asiatici / MSHR-rich
A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns.
☆18Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for MSHR-rich
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆13Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Public release☆46Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 9 months ago
- ☆20Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- ☆23Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 3 weeks ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆16Updated 9 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆14Updated 2 years ago