m-asiatici / MSHR-rich
A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns.
☆19Updated 4 years ago
Alternatives and similar repositories for MSHR-rich:
Users that are interested in MSHR-rich are comparing it to the libraries listed below
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆28Updated last month
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Gem5 with PCI Express integrated.☆17Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆13Updated 4 years ago
- ☆30Updated last month
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago