m-asiatici / MSHR-rich
A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns.
☆18Updated 4 years ago
Alternatives and similar repositories for MSHR-rich:
Users that are interested in MSHR-rich are comparing it to the libraries listed below
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆13Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆29Updated 5 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆24Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- ☆26Updated 5 years ago
- ☆20Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆11Updated 4 months ago