A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns.
☆21Dec 3, 2020Updated 5 years ago
Alternatives and similar repositories for MSHR-rich
Users that are interested in MSHR-rich are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 3, 2020Updated 5 years ago
- ☆20Nov 14, 2022Updated 3 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- ☆23Feb 10, 2024Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- ☆14Jan 24, 2023Updated 3 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆18Jan 23, 2020Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- ☆26Oct 6, 2023Updated 2 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- ☆24May 23, 2023Updated 2 years ago
- Codes of the paper "Speeding Up Set Intersections in Graph Algorithms using SIMD Instructions" that was published in SIGMOD 2018. Authors…☆31Jan 23, 2019Updated 7 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- ☆21May 13, 2025Updated 10 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- ☆33Oct 28, 2020Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 9 months ago
- ☆13Jan 28, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Code for VOTS2023 Challenge tracker☆10Jul 6, 2023Updated 2 years ago
- ☆15Mar 19, 2022Updated 4 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- A cycle accurate emulator for the 6502 microprocessor☆18Oct 1, 2023Updated 2 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 9 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated 2 weeks ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- ☆12Aug 1, 2022Updated 3 years ago
- Reconsidering the Performance of GAE in Link Prediction☆16Jan 12, 2026Updated 2 months ago
- ☆24Dec 1, 2020Updated 5 years ago
- A guide on how to emulate an NVMe SPDM responder device with QEMU and Linux. Additionally, instructions on setting up and testing the (in…☆11Sep 3, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Updated this week
- Linux applications to manage, test and develop devices supporting DMTF Security Protocol and Data Model (SPDM)☆18Feb 6, 2026Updated last month