m-asiatici / MSHR-rich
A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns.
☆18Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for MSHR-rich
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆20Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆23Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆26Updated 7 years ago
- ☆13Updated 3 years ago
- ☆12Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Public release☆46Updated 5 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- ☆37Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 8 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago