m-asiatici / MSHR-richLinks
A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency-insensitive hardware accelerators with irregular memory access patterns.
☆21Updated 4 years ago
Alternatives and similar repositories for MSHR-rich
Users that are interested in MSHR-rich are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- ☆78Updated 11 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Public release☆57Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆15Updated 4 years ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- ☆24Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- ☆35Updated last week
- ☆12Updated 2 weeks ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- The OpenPiton Platform☆28Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- ☆18Updated 3 weeks ago
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 3 months ago
- ☆15Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 4 months ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago