This is where gem5 based DRAM cache models live.
☆20Mar 23, 2023Updated 3 years ago
Alternatives and similar repositories for dram-cache-model
Users that are interested in dram-cache-model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated 2 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 3 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆81Jul 23, 2019Updated 7 years ago
- Java-like Language with Static Information Flow Types☆16May 5, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 11 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Dec 19, 2023Updated 2 years ago
- Gem5 with PCI Express integrated.☆25Sep 29, 2018Updated 7 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- ☆12Jul 2, 2024Updated 2 years ago
- HfO2 Ferroelectric Capacitor VerilogA Compact Model for Circuit Simulation☆17Jul 7, 2026Updated 2 months ago
- ☆68Oct 14, 2025Updated 11 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆38Jul 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The set of AI agent model implementations, benchmarks, and others used in our paper "The Cost of Dynamic Reasoning: Demystifying AI Agent…☆47Mar 26, 2026Updated 5 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆32Jul 29, 2020Updated 6 years ago
- ☆20Sep 6, 2026Updated 2 weeks ago
- USIMM: the Utah SImulated Memory Module☆27Oct 22, 2014Updated 11 years ago
- ☆15Apr 24, 2023Updated 3 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- Fortran Front-End☆14Jun 9, 2021Updated 5 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆47Dec 24, 2024Updated last year
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆12May 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆39Jul 20, 2024Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆513Aug 3, 2024Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- A graph coloring register allocator for LLVM.☆11Jan 23, 2017Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- To mitigate position bias in LLMs, especially in long-context scenarios, we scale only one dimension of LLMs, reducing position bias and …☆12Jun 18, 2024Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆78Dec 29, 2025Updated 8 months ago
- DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3☆20Apr 29, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆164May 11, 2026Updated 4 months ago
- ☆187Feb 1, 2025Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- Lite python package for plotting tree stucture in bash manner☆10Dec 25, 2019Updated 6 years ago
- A set of tools that automate the execution of scarab simulations☆19Updated this week
- DEPRECATED! -> Project moved to xPack Dev Tools ->☆19May 25, 2019Updated 7 years ago
- This serves as a repository for reproducibility of the SC21 paper "In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated…☆37Sep 25, 2023Updated 2 years ago