This is where gem5 based DRAM cache models live.
☆20Mar 23, 2023Updated 2 years ago
Alternatives and similar repositories for dram-cache-model
Users that are interested in dram-cache-model are comparing it to the libraries listed below
Sorting:
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Jul 23, 2019Updated 6 years ago
- ☆39Oct 14, 2025Updated 5 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- Java-like Language with Static Information Flow Types☆13May 5, 2025Updated 10 months ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆39Dec 24, 2024Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆33Mar 8, 2025Updated last year
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Dec 19, 2023Updated 2 years ago
- ☆12Jul 2, 2024Updated last year
- The gem5 Bootcamp 2022 environment. Archived.☆36Jul 10, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆13Jun 3, 2022Updated 3 years ago
- USIMM: the Utah SImulated Memory Module☆25Oct 22, 2014Updated 11 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago
- testing modified versions of pcl tutorials☆12May 14, 2015Updated 10 years ago
- ☆14Apr 24, 2023Updated 2 years ago
- 多进程+数据库连接池+Epoll+FastDFS。其主要工作流程是由父进程维护一个监听socket，然后当有接到连接请求时，通过管道通知子进程来与新的客户端建立连接，并且将其添加到子进程维护的epoll上。这样每个子进程相当于实际的工作进程，父进程只负责客户端连接请求的分发…☆10May 26, 2021Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Jul 20, 2024Updated last year
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆43Jun 11, 2025Updated 9 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆455Aug 3, 2024Updated last year
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆30Feb 16, 2020Updated 6 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 6 months ago
- Tiered Memory Management Beyond Hotness (OSDI'25)☆33Jul 31, 2025Updated 7 months ago
- An LLM inference engine, written in C++☆19Feb 5, 2026Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- ☆22Feb 26, 2023Updated 3 years ago
- A set of tools that automate the execution of scarab simulations☆19Updated this week
- DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3☆20Apr 29, 2019Updated 6 years ago
- A cycle accurate emulator for the 6502 microprocessor☆18Oct 1, 2023Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 6 months ago
- ☆169Feb 1, 2025Updated last year
- ☆10Apr 4, 2025Updated 11 months ago
- A tracing JIT for PyTorch☆17Aug 29, 2022Updated 3 years ago
- This serves as a repository for reproducibility of the SC21 paper "In-Depth Analyses of Unified Virtual Memory System for GPU Accelerated…☆38Sep 25, 2023Updated 2 years ago
- A scheduler to manage a multi tool dual arm robot while avoiding arm-to-arm collisions; considering complex side constraints; and optimiz…☆11Jul 6, 2021Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago