kwonalbert / oramLinks
Recursive unified ORAM
☆15Updated 10 years ago
Alternatives and similar repositories for oram
Users that are interested in oram are comparing it to the libraries listed below
Sorting:
- (elastic) cuckoo hashing☆14Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 3 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Shielded Enclaves for Cloud FPGAs☆15Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆28Updated 4 years ago
- USIMM: the Utah SImulated Memory Module☆25Updated 10 years ago
- FPGA related files for ORAM☆14Updated 10 years ago
- ☆16Updated 2 years ago
- ☆20Updated 5 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆50Updated this week
- Gem5 with PCI Express integrated.☆21Updated 7 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆79Updated 6 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- ☆15Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- ☆19Updated 4 years ago
- SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators☆62Updated 8 years ago
- ☆35Updated 4 years ago