Alternatives and similar repositories for oram

Users that are interested in oram are comparing it to the libraries listed below

• kwonalbert / oram_fpga
  FPGA related files for ORAM
  ☆13Updated 9 years ago
• efeslab / optimus-hypervisor
  ☆19Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 8 months ago
• stanford-mast / ShEF
  Shielded Enclaves for Cloud FPGAs
  ☆15Updated 3 years ago
• CMU-SAFARI / BDICompression
  Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…
  ☆26Updated 10 years ago
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆77Updated 5 years ago
• ascend-secure-processor / oram
  Hardware implementation of ORAM
  ☆22Updated 7 years ago
• umd-memsys / gem5
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆12Updated 5 years ago
• pranith / usimm
  USIMM: the Utah SImulated Memory Module
  ☆22Updated 10 years ago
• agyaglikci / mcsima-plus
  ☆13Updated 10 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆49Updated 4 years ago
• dskarlatos / ElasticCuckooHashing
  (elastic) cuckoo hashing
  ☆14Updated 4 years ago
• Krishnaps / Gem5-PCI-Express
  Gem5 with PCI Express integrated.
  ☆18Updated 6 years ago
• Jiacheng / honeycomb-osdi23-ae
  ☆15Updated 2 years ago
• WukLab / Pythia
  Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.
  ☆28Updated 4 years ago
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆42Updated 7 years ago
• WukLab / FPGA-OS
  ☆33Updated 4 years ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 5 years ago
• akshithasriraman / Accelerometer
  The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…
  ☆15Updated 5 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆60Updated 5 years ago
• darchr / gem5art
  Artifact, reproducibility, and testing utilites for gem5
  ☆22Updated 3 years ago
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆53Updated 5 years ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆37Updated 4 years ago
• zslwyuan / PAAS_V1.0
  PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
  ☆43Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• aakahlow / gem5Valid_Haswell
  ☆19Updated 5 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆21Updated 2 years ago
• Errare-humanum-est / ProtoGen
  Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…
  ☆16Updated 3 years ago
• jimstevens2001 / HybridSim
  Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory
  ☆17Updated last year
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆18Updated 4 years ago