jiwon-choe / Brown-SMCSimLinks
This repository contains an extended version of SMCSim (originally by Erfan Azarkhish), used for near-data-processing research by Jiwon Choe and her collaborators at Brown University. This repository may be merged as a branch to SMCSim in the future.
☆14Updated 4 years ago
Alternatives and similar repositories for Brown-SMCSim
Users that are interested in Brown-SMCSim are comparing it to the libraries listed below
Sorting:
- A Cycle-level simulator for M2NDP☆28Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 8 years ago
- ☆26Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 2 weeks ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆25Updated 2 months ago
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- ☆65Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated 11 months ago
- A Full-System Simulator for CXL-Based SSD Memory System☆28Updated 6 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- ☆13Updated 5 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆75Updated 3 months ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆77Updated 5 years ago
- ☆11Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆22Updated last year
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- ☆71Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆71Updated last month
- ☆36Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆20Updated 3 months ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago