A library of VHDL components for Neural Networks
☆23Sep 23, 2021Updated 5 years ago
Alternatives and similar repositories for CNN-VHDL
Users that are interested in CNN-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- Steps to reproduce the build of PYNQ on ZedBoard☆14Nov 10, 2021Updated 4 years ago
- implement convolution neural network on FPGA based on VHDL design☆29Oct 8, 2021Updated 5 years ago
- A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE☆36Mar 10, 2020Updated 6 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆31Aug 9, 2012Updated 14 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆24May 15, 2024Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- OpenN@S: Open-source software to NAS automatic VHDL code generation☆29Dec 15, 2025Updated 10 months ago
- FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.☆75Nov 17, 2013Updated 12 years ago
- Implementation in VHDL of the Sobel edge detection operator☆15Mar 31, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Web interface for pianobar with album art and artist information☆10Apr 9, 2014Updated 12 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆30Sep 28, 2026Updated 2 weeks ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- A Hackable Quantization Library for PyTorch☆22Mar 29, 2021Updated 5 years ago
- Lecture about FIR filter on an FPGA☆17May 15, 2024Updated 2 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- ☆22Jun 10, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Advanced Computing Systems Lab1 files☆16May 4, 2023Updated 3 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Oct 11, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 3 months ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆44Nov 8, 2021Updated 4 years ago
- Bot that checks and reserves tickets. Written in python and selenium.☆36Jun 26, 2022Updated 4 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 13 years ago
- master GsDevKit project☆35Jul 1, 2024Updated 2 years ago
- ☆25Jan 22, 2025Updated last year
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Dec 14, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 5 years ago
- C++ command line tool for downloading OFX files and interacting with ofxhome.☆13Apr 14, 2021Updated 5 years ago
- Convert TF2.2 saved pb model directly to TF1.13 and TF1.15 for inferencing☆25Jun 21, 2021Updated 5 years ago
- ☆11Aug 29, 2026Updated last month
- ☆13May 21, 2024Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago