A library of VHDL components for Neural Networks
☆21Sep 23, 2021Updated 4 years ago
Alternatives and similar repositories for CNN-VHDL
Users that are interested in CNN-VHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- implement convolution neural network on FPGA based on VHDL design☆28Oct 8, 2021Updated 4 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆29Aug 9, 2012Updated 13 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23May 15, 2024Updated 2 years ago
- Implementation in VHDL of the Sobel edge detection operator☆15Mar 31, 2015Updated 11 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated 2 years ago
- C code to read STM32 B-L475E-IOT01A sensor's data and send it to IOTA-Tangle over Streams Gateway☆12Feb 22, 2021Updated 5 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆28Updated this week
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 9 years ago
- ☆22Jun 10, 2020Updated 6 years ago
- Advanced Computing Systems Lab1 files☆15May 4, 2023Updated 3 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Dec 14, 2019Updated 6 years ago
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 5 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆21Apr 23, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Oct 23, 2016Updated 9 years ago
- Bot that checks and reserves tickets. Written in python and selenium.☆35Jun 26, 2022Updated 3 years ago
- ☆12May 21, 2024Updated 2 years ago
- Audio libs for load and play some audio files☆10Jan 3, 2021Updated 5 years ago
- Datasets for Farsi (Persian) Natural Language Processing (NLP)☆27Apr 25, 2023Updated 3 years ago
- ☆34Jul 3, 2024Updated last year
- Unterlagen zu den Vorlesungen "Digitale Signalverarbeitung (DSV)" und "DSV auf FPGAs"☆31Jun 14, 2024Updated 2 years ago
- Windows 2000 Source Code☆12Aug 3, 2024Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆31Nov 21, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PlayStation GPU (WIP)☆18Oct 3, 2023Updated 2 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- ☆12Apr 3, 2017Updated 9 years ago
- Fake86 emulator redux☆13Jun 6, 2021Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Mar 13, 2026Updated 3 months ago
- Downgrade any xx30 series ThinkPad to an 1vyrain compatible BIOS version.☆15Feb 26, 2021Updated 5 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 5 years ago