An open-source implementation of the VADL processor description language.
☆52Jul 23, 2026Updated this week
Alternatives and similar repositories for openvadl
Users that are interested in openvadl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xtext project to parse CoreDSL files☆23Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- ☆22Dec 27, 2024Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 9 months ago
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last week
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- The ISA specification for the Zalasr extension.☆15Mar 6, 2026Updated 4 months ago
- APyTypes - Algorithmic data types for Python☆43Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Project template for wafer.space MPW runs using the gf180mcu PDK☆41Updated this week
- KVM RISC-V HowTOs☆49Jun 9, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Jul 14, 2026Updated last week
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆16Sep 25, 2023Updated 2 years ago
- example using the httpapi connection plugin☆11Sep 19, 2018Updated 7 years ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- ☆18Feb 25, 2026Updated 5 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆197Jun 15, 2026Updated last month
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- ☆13Dec 23, 2022Updated 3 years ago
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 11 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated last month
- Advanced fold methods for Kotlin☆13Jul 2, 2026Updated 3 weeks ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34May 20, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- ☆17Updated this week
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- ☆20Mar 3, 2026Updated 4 months ago
- MLIR-based Compiler for CGRA SoC☆17Updated this week
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago