Alternatives and similar repositories for openvadl

Users that are interested in openvadl are comparing it to the libraries listed below

• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆13Updated 4 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 weeks ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆40Updated this week
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated last week
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated this week
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆76Updated this week
• ics-jku / epex-formal-rv32-model
  A RISC-V RV32 model ready for SMT program synthesis.
  ☆11Updated 4 years ago
• allvm / allvm-tools
  ALLVM Tools
  ☆56Updated 3 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated 3 weeks ago
• stefanpie / sa-placer
  ☆15Updated last year
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• dougallj / asil
  ☆32Updated last year
• povik / fold
  high abstraction synthesis
  ☆12Updated last year
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• securesystemslab / LLVM-MCA-Daemon
  ☆20Updated 4 months ago
• jaopaulolc / KernelFaRer
  KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls
  ☆11Updated 4 months ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆22Updated 3 years ago
• P3109 / Public
  materials available to the public
  ☆26Updated 7 months ago
• kuopinghsu / biriscv
  biRISC-V - 32-bit dual issue RISC-V CPU Software Environment
  ☆13Updated 4 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated last week
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 3 months ago
• IntelLabs / asl-interpreter
  Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
  ☆20Updated last week