An open-source implementation of the VADL processor description language.
☆57Oct 15, 2026Updated this week
Alternatives and similar repositories for openvadl
Users that are interested in openvadl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xtext project to parse CoreDSL files☆24Jul 22, 2026Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Sep 7, 2026Updated last month
- ☆22Dec 27, 2024Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆23Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 3 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- APyTypes - Algorithmic data types for Python☆45Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- ☆20Oct 2, 2026Updated 2 weeks ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆58Oct 9, 2026Updated last week
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
- example using the httpapi connection plugin☆11Sep 19, 2018Updated 8 years ago
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 4 years ago
- ☆20Feb 25, 2026Updated 7 months ago
- ☆22May 8, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last week
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 5 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 8 months ago
- Advanced fold methods for Kotlin☆13Sep 1, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆33Nov 18, 2025Updated 10 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- ☆18Apr 21, 2024Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Sep 29, 2026Updated 2 weeks ago
- A TCP implementation over a tun device☆15Jul 25, 2026Updated 2 months ago
- Automated Analysis Framework for Simulink/Stateflow☆14Jul 25, 2023Updated 3 years ago
- A modern general programming language implemented in Java. Offering fast array handling while coding in imperative syntax.☆27Aug 24, 2026Updated last month
- ☆17Oct 8, 2026Updated last week
- Sources of the Xyna Factory Server, Xyna runtime applications (like GuiHttp or gitintegration), and installation scripts.☆21Oct 9, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- MLIR-based Compiler for CGRA SoC☆19Sep 21, 2026Updated 3 weeks ago
- Adding quality checks and confounds computation steps to fmriprep for stroke data.☆16Apr 14, 2026Updated 6 months ago
- A git subcommand to apply skeleton repository continuously☆15Sep 14, 2026Updated last month
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- JSON5 parser for Ruby☆18Sep 14, 2026Updated last month
- Agile Hardware Design Course☆32Updated this week