OpenVADL / openvadlLinks
An open-source implementation of the VADL processor description language.
☆43Updated this week
Alternatives and similar repositories for openvadl
Users that are interested in openvadl are comparing it to the libraries listed below
Sorting:
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- Xtext project to parse CoreDSL files☆24Updated 3 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- 21st century electronic design automation tools, written in Rust.☆35Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 10 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- ☆59Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- Logic circuit analysis and optimization☆45Updated last week
- Chisel/Firrtl execution engine☆155Updated last year
- ☆87Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- The specification for the FIRRTL language☆62Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆35Updated 2 weeks ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 4 months ago
- ☆15Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- high-performance RTL simulator☆186Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Verilog AST☆21Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 5 months ago
- Testing processors with Random Instruction Generation☆55Updated 3 weeks ago
- Equivalence checking with Yosys☆57Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- Useful utilities for BAR projects☆32Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Debuggable hardware generator☆71Updated 2 years ago