An open-source implementation of the VADL processor description language.
☆47Mar 17, 2026Updated this week
Alternatives and similar repositories for openvadl
Users that are interested in openvadl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ☆18Dec 27, 2024Updated last year
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 5, 2026Updated 2 weeks ago
- ☆10Feb 10, 2026Updated last month
- ☆21May 8, 2025Updated 10 months ago
- HashCats Auto Clicker is a versatile tool that enhances your gaming experience by automating various actions within the HashCats game☆18Updated this week
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- Automated Analysis Framework for Simulink/Stateflow☆15Jul 25, 2023Updated 2 years ago
- yet another eRuby implementation, based on Erubis☆27Sep 18, 2016Updated 9 years ago
- ☆20Mar 3, 2026Updated 2 weeks ago
- Scalable Interface for RISC-V ISA Extensions☆23Mar 16, 2026Updated last week
- Fly your planes to victory as you re-create the aerial battles of the First World War!☆12Oct 24, 2025Updated 4 months ago
- Library to use the Waveshare 2.7" e-paper HAT for Raspberry Pi☆11Nov 4, 2019Updated 6 years ago
- JSON5 parser for Ruby☆18Mar 2, 2026Updated 3 weeks ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 5 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction s…☆19Dec 12, 2019Updated 6 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Dec 2, 2024Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- ☆21Sep 26, 2025Updated 5 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆36Updated this week
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- ☆14Apr 17, 2025Updated 11 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- CMake based hardware build system☆35Updated this week
- Spectrum Analyzer using Goertzel Algorithm in Arduino (2016)☆15Apr 7, 2017Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- ☆16Feb 5, 2026Updated last month
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Pkl parser for Ruby☆25Dec 20, 2025Updated 3 months ago
- Just some config files☆18Updated this week
- A header-only portability and boilerplate library for C☆29Sep 22, 2025Updated 6 months ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago
- ☆21Mar 12, 2026Updated last week
- ☆24Oct 24, 2022Updated 3 years ago
- Nez parsing library☆25May 29, 2022Updated 3 years ago