OpenVADL / openvadlLinks
An open-source implementation of the VADL processor description language.
☆43Updated this week
Alternatives and similar repositories for openvadl
Users that are interested in openvadl are comparing it to the libraries listed below
Sorting:
- Xtext project to parse CoreDSL files☆24Updated 3 months ago
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Testing processors with Random Instruction Generation☆52Updated 3 weeks ago
- Chisel/Firrtl execution engine☆155Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 10 months ago
- ☆87Updated last week
- ☆15Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- Logic circuit analysis and optimization☆44Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆35Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 5 months ago
- ☆59Updated 3 years ago
- ☆104Updated 3 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆161Updated this week
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- Debuggable hardware generator☆71Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆131Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- high-performance RTL simulator☆186Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago