4-Layer XC7Z010 DDR3 Layout
☆18Nov 25, 2021Updated 4 years ago
Alternatives and similar repositories for 7z010_ddr
Users that are interested in 7z010_ddr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆73Nov 6, 2021Updated 4 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 4 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- Xilinx Zynq SoC based all-in-one quadrocopter flight controller. Stereo 720p side-by-side digital video transmission.☆17Mar 10, 2021Updated 5 years ago
- Linux kernel source tree for linux-chenxing.☆17Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 4 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆14Jan 8, 2023Updated 3 years ago
- RF Signal Generator with filtered outputs, modulation features☆16Mar 22, 2026Updated 3 weeks ago
- Multipurpose DC/DC buck and buck-boost converter boards with intent of modular application☆25Aug 8, 2023Updated 2 years ago
- This is xc7z020clg400 FPGA hardware core board design☆82Nov 8, 2023Updated 2 years ago
- A small, flexible nixie clock tube power supply.☆11Jun 17, 2024Updated last year
- Repository holding all Kicad file for the SPIN board☆13Mar 5, 2026Updated last month
- Converter from Allegro to KiCad, and Allegro extract viewer☆13Feb 20, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Repository holding all KiCad files for the OwnTech's TWIST reprogrammable 300W power converter☆15Nov 28, 2025Updated 4 months ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Apr 16, 2021Updated 5 years ago
- OreSat solar array designs and CAD☆23Apr 11, 2026Updated last week
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆67Aug 7, 2023Updated 2 years ago
- Open Source iMX6 Rex module design files in Cadence. More at:☆24Aug 2, 2018Updated 7 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- ☆43Apr 2, 2021Updated 5 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆14Oct 20, 2022Updated 3 years ago
- RF powermeter with USB-interface☆14Dec 30, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- Netlist to KiCad schematic☆17Feb 8, 2021Updated 5 years ago
- EDA component libraries☆19Jun 16, 2017Updated 8 years ago
- 在 STM32CubeIDE 中针对 STM32F407 移植 ThreadX☆14Jun 26, 2020Updated 5 years ago
- RTKLIB with performance optimisation using the FPGA of a Zynq 7020☆17Jun 17, 2016Updated 9 years ago
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Hairpin filter generator and openEMS model.☆21Nov 13, 2020Updated 5 years ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆25Sep 17, 2013Updated 12 years ago
- Decompiled DDR memory init for Allwinner Tech T113-s3 SoC☆14Jun 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆127Jul 17, 2021Updated 4 years ago
- 电子工程相关技术交流讨论repo-2023年限定☆20Jul 8, 2023Updated 2 years ago
- small linux bootloader for Allwinner T113-S3 and V851s☆103Nov 21, 2025Updated 4 months ago
- DSSS Wireless transmit-receive system in VHDL☆14Dec 19, 2017Updated 8 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆110Dec 4, 2019Updated 6 years ago
- This repository consists of the processing of the recieved GPS signals at the receiver side. MATLAB has been put to use. MATLAB to HDL ma…☆19Jul 12, 2017Updated 8 years ago