ntampouratzis / FPGA-based-LSTMLinks
A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks
☆24Updated 3 years ago
Alternatives and similar repositories for FPGA-based-LSTM
Users that are interested in FPGA-based-LSTM are comparing it to the libraries listed below
Sorting:
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆65Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- ☆33Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆20Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS