ntampouratzis / FPGA-based-LSTMLinks
A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks
☆24Updated 4 years ago
Alternatives and similar repositories for FPGA-based-LSTM
Users that are interested in FPGA-based-LSTM are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- AMD University Program HLS tutorial☆100Updated 10 months ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32Updated 5 years ago
- ☆65Updated 6 years ago
- EE 272B - VLSI Design Project☆13Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆26Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks