ntampouratzis / FPGA-based-LSTM
A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks
☆23Updated 3 years ago
Alternatives and similar repositories for FPGA-based-LSTM
Users that are interested in FPGA-based-LSTM are comparing it to the libraries listed below
Sorting:
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CNN simd based accelerator using Vitis HLS☆10Updated 2 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆27Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- AMD University Program HLS tutorial☆92Updated 6 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆66Updated 2 months ago
- PYNQ Composabe Overlays☆71Updated 11 months ago
- A DNN Accelerator implemented with RTL.☆63Updated 4 months ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆20Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆34Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆74Updated last year
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- ☆30Updated 6 months ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 9 months ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago