A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks
☆26Aug 25, 2021Updated 5 years ago
Alternatives and similar repositories for FPGA-based-LSTM
Users that are interested in FPGA-based-LSTM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Apr 8, 2025Updated last year
- An LSTM template and a few examples using Vivado HLS☆48May 4, 2024Updated 2 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆34May 20, 2020Updated 6 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Sep 27, 2022Updated 4 years ago
- A collection of research papers on efficient training of DNNs☆70Jul 6, 2022Updated 4 years ago
- Text Editor SAN 2.x for Korean on DOS, OS/2.☆10Mar 3, 2019Updated 7 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Jan 11, 2023Updated 3 years ago
- ☆28Mar 19, 2021Updated 5 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆30May 31, 2026Updated 5 months ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- ☆14Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Disassembly of Fire Emblem: Ankoku Ryu to Hikari no Tsurugi ("Shadow Dragon and the Blade of Light")☆15Mar 17, 2021Updated 5 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 7 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Getting started guide for learning and evaluating HDL Coder☆12Jun 24, 2025Updated last year
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 11 years ago
- Biosensor for telehealth, patient monitoring, fall detection, dementia geofencing and cardiograms☆19Aug 17, 2023Updated 3 years ago
- Convert NMEA data to CSV files, or import NMEA data to PostgreSQL database☆15Apr 25, 2023Updated 3 years ago
- Sonic CD PC Disassembly☆21Dec 2, 2013Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- BYU Pynq PR Video Pipeline Hardware☆12Oct 2, 2025Updated last year
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆13Jan 26, 2026Updated 9 months ago
- 한국어 표준어-사투리 변환기☆16Aug 20, 2024Updated 2 years ago
- ☆92Apr 15, 2020Updated 6 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- clone of szip source☆13Aug 19, 2011Updated 15 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- CNN simd based accelerator using Vitis HLS☆12Jul 15, 2022Updated 4 years ago
- Quantum tomography on optical two qubit states☆12Jul 19, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration☆17Mar 15, 2023Updated 3 years ago
- FPGA PWM generator and motor controller modules☆12Mar 9, 2021Updated 5 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated 2 years ago
- ☆15Mar 25, 2020Updated 6 years ago
- Tutorial notebooks for hls4ml☆452Oct 19, 2026Updated 2 weeks ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated last year