mattvenn / wokwi-verilog-gds-testLinks
☆55Updated 2 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below
Sorting:
- Example projects/code for the OrangeCrab☆106Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Betrusted embedded controller (UP5K)☆46Updated last year
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Soft USB for LiteX☆50Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Kuchen Computer☆23Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Bootloader for Fomu☆102Updated 2 years ago
- ☆22Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Virtual Development Board☆60Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- UPduino☆27Updated 5 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- FPGA Odysseus with ULX3S☆66Updated last year
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Apio examples☆37Updated last week
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- A pipelined RISC-V processor☆57Updated last year