☆56Oct 24, 2022Updated 3 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- ☆20May 25, 2026Updated 2 weeks ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- Submission template for Tiny Tapeout 03☆22Sep 20, 2023Updated 2 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆49Feb 22, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆163Jun 1, 2024Updated 2 years ago
- Tiny, Ultra-low-power UWB Localization Tag based on DWM1000 and STM32L031☆12Jun 10, 2019Updated 7 years ago
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 7 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆44Feb 12, 2021Updated 5 years ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆14Feb 24, 2026Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 3 months ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 4 months ago
- The Ghost blog system upgraded with Heroku deploys & IPFS support.☆15Dec 10, 2022Updated 3 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆43Mar 24, 2026Updated 2 months ago
- Tiny Tapeout 06☆16Nov 15, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jun 27, 2021Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 3 months ago
- Converts GDSII files to STL files.☆43Dec 12, 2023Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆20Feb 16, 2023Updated 3 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Mar 1, 2021Updated 5 years ago
- ☆22Oct 19, 2021Updated 4 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 5 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated 3 weeks ago
- A current mode buck converter on the SKY130 PDK☆36Jun 17, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆36Nov 2, 2023Updated 2 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆19Jan 12, 2023Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Hardware design files in Autodesk Eagle☆24May 21, 2021Updated 5 years ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago