mattvenn / wokwi-verilog-gds-testLinks
☆55Updated 2 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below
Sorting:
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- ☆22Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- A pipelined RISC-V processor☆57Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆14Updated 2 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 5 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆22Updated last week
- PMOD boards for ULX3S☆44Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated last week
- Demo board for TT4 and beyond☆21Updated 3 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆61Updated 3 years ago
- Soft USB for LiteX☆50Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- Ultimate ECP5 development board☆109Updated 5 years ago
- Example projects/code for the OrangeCrab☆106Updated last year
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago