mattvenn / wokwi-verilog-gds-test
☆55Updated 2 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test:
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- ☆22Updated 3 years ago
- Example projects/code for the OrangeCrab☆106Updated 11 months ago
- A pipelined RISC-V processor☆55Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Small footprint and configurable SPI core☆41Updated 3 months ago
- Demo board for TT4 and beyond☆21Updated last month
- ☆16Updated 2 weeks ago
- Virtual Development Board☆59Updated 3 years ago
- Tool to fetch and parse data about Efabless MPW projects☆16Updated 2 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- FPGA 101 - Workshop materials☆75Updated 6 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆41Updated 4 months ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆19Updated this week
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- PMOD boards for ULX3S☆43Updated last year
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆13Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- TinyTapeout-02 submission repository☆27Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Betrusted embedded controller (UP5K)☆45Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago