mattvenn / wokwi-verilog-gds-testView external linksLinks
☆55Oct 24, 2022Updated 3 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below
Sorting:
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- ☆19Updated this week
- ☆17Aug 16, 2023Updated 2 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- Redirecting File System☆26May 27, 2017Updated 8 years ago
- Submission template for Tiny Tapeout 03☆22Sep 20, 2023Updated 2 years ago
- The Ghost blog system upgraded with Heroku deploys & IPFS support.☆15Dec 10, 2022Updated 3 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 2 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 15 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 5 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Dec 8, 2025Updated 2 months ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- ☆17Jun 27, 2021Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Multihash implementation in Python☆17Feb 11, 2026Updated last week
- Nix RFC draft for auto-calling packages in nixpkgs☆18Jan 30, 2023Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆161Jun 1, 2024Updated last year
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- Color flags for use with global labels in KiCad schematics☆21Oct 31, 2022Updated 3 years ago
- ☆17Nov 4, 2024Updated last year
- TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.☆19May 12, 2024Updated last year
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆157Feb 12, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated last month
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago