mattvenn / wokwi-verilog-gds-test
☆55Updated 2 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test:
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆13Updated last month
- Soft USB for LiteX☆50Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Demo board for TT4 and beyond☆21Updated 2 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- Example projects/code for the OrangeCrab☆106Updated last year
- Unofficial Yosys WebAssembly packages☆70Updated this week
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated 3 weeks ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- ☆22Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- PMOD boards for ULX3S☆43Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- sump3 logic analyzer☆19Updated last week
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 4 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- Bootloader for Fomu☆101Updated 2 years ago
- ☆18Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- A pipelined RISC-V processor☆55Updated last year