mattvenn / wokwi-verilog-gds-testLinks
☆55Updated 3 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below
Sorting:
- Soft USB for LiteX☆50Updated 2 months ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Example projects/code for the OrangeCrab☆107Updated last year
- Unofficial Yosys WebAssembly packages☆74Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆57Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- Bootloader for Fomu☆104Updated 2 years ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Updated last year
- UPduino☆27Updated 5 years ago
- SPI RAM Emulation on Pico☆33Updated 2 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- PMOD boards for ULX3S☆46Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- Exploring gate level simulation☆58Updated 7 months ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Apio examples☆37Updated last week
- Tiny tips for Colorlight i5 FPGA board☆59Updated 4 years ago
- Virtual Development Board☆64Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month