mattvenn / wokwi-verilog-gds-testLinks
☆55Updated 3 years ago
Alternatives and similar repositories for wokwi-verilog-gds-test
Users that are interested in wokwi-verilog-gds-test are comparing it to the libraries listed below
Sorting:
- Example projects/code for the OrangeCrab☆108Updated last year
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆45Updated last year
- Soft USB for LiteX☆50Updated 3 weeks ago
- FPGA Odysseus with ULX3S☆68Updated 2 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- Bootloader for Fomu☆103Updated 2 years ago
- Virtual Development Board☆62Updated 3 years ago
- Unofficial Yosys WebAssembly packages☆74Updated this week
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- UPduino☆27Updated 5 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- Apio examples☆37Updated 2 weeks ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆191Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago