Alternatives and similar repositories for coremark-pro:

Users that are interested in coremark-pro are comparing it to the libraries listed below

• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• embench / embench-iot
  The main Embench repository
  ☆270Updated 6 months ago
• Nuclei-Software / nuclei-sdk
  Nuclei RISC-V Software Development Kit
  ☆134Updated this week
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆96Updated 2 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆139Updated 2 years ago
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆380Updated last month
• eembc / coremark
  CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…
  ☆1,015Updated 7 months ago
• Keith-S-Thompson / dhrystone
  Historical versions of Reinhold P. Weicker's Dhrystone benchmark
  ☆136Updated 12 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆172Updated last week
• ARM-software / acle
  Arm C Language Extensions (ACLE)
  ☆100Updated 2 weeks ago
• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆98Updated 3 months ago
• riscv / riscv-CMOs
  ☆85Updated 2 years ago
• riscvarchive / riscv-code-size-reduction
  ☆151Updated last year
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆75Updated 2 months ago
• riscv / riscv-aia
  ☆86Updated last week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆136Updated last month
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆465Updated this week
• Xilinx / qemu
  Xilinx's fork of Quick EMUlator (QEMU) with improved support and modelling for the Xilinx platforms.
  ☆251Updated last month
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆116Updated 2 years ago
• tonyho / ARM_BenchMark
  A copy from of ARM Benchmark tools souce code: lmbench dhrystone fhourstones Linpack whetstone.
  ☆39Updated 11 years ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆25Updated last week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated last week
• ARM-software / sbsa-acs
  ARM Enterprise: SBSA Architecture Compliance Suite
  ☆91Updated last week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated 2 weeks ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 2 years ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆75Updated 5 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆340Updated 8 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆260Updated this week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆118Updated last year