Alternatives and similar repositories for VCNN

Users that are interested in VCNN are comparing it to the libraries listed below

• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 7 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• cornell-zhang / facedetect-fpga
  ☆46Updated 5 years ago
• Xilinx / SDSoC_Examples
  ☆84Updated 4 years ago
• wanganran / XNORNet4FPGA
  XNOR-Net inference on low-power IGLOO FPGA using Chisel
  ☆9Updated 7 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆89Updated 6 years ago
• dicecco1 / fpga_cpfp
  HLS Custom-Precision Floating-Point Library
  ☆13Updated 7 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 4 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆43Updated 7 years ago
• malkadi / FGPU_IPython
  ☆23Updated 6 years ago
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 7 years ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆20Updated 7 years ago
• xiangze / CNN_FPGA
  verilog CNN generator for FPGA
  ☆34Updated 4 years ago
• lankas / SqueezeNet
  ☆39Updated 8 years ago
• fpgasystems / ZipML-PYNQ
  Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
  ☆54Updated 7 years ago
• cornell-brg / pymtl-tut-hls
  Tutorial for integrating PyMTL and Vivado HLS
  ☆18Updated 9 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 4 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆33Updated 6 years ago
• PeterOgden / overlay_tutorial
  Premade bitstreams and block designs to complemented the PYNQ overlay tutorial
  ☆40Updated 3 years ago
• fastmachinelearning / models
  Models and examples built with hls4ml
  ☆12Updated 5 years ago
• amohant4 / HLS_for_CNN
  This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
  ☆14Updated 7 years ago
• kkiningh / cs231n-project
  CNN accelerator
  ☆27Updated 7 years ago
• valar1234 / SDAI
  An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
  ☆15Updated 8 years ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆67Updated 4 years ago
• maeri-project / MAERI_bsv_isca2018
  MAERI public release
  ☆31Updated 3 years ago
• FelixWinterstein / Vivado-KMeans
  Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
  ☆48Updated 7 years ago
• Caiyujie007 / OpenVPU
  This is an open CNN accelerator for everyone to use
  ☆14Updated 5 years ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆138Updated 5 years ago
• xyzxinyizhang / 2018-DAC-System-Design-Contest
  ☆53Updated 5 years ago