mlzxy / VCNNLinks
☆10Updated 8 years ago
Alternatives and similar repositories for VCNN
Users that are interested in VCNN are comparing it to the libraries listed below
Sorting:
- Design contest for DAC 2018☆17Updated 7 years ago
- XNOR-Net inference on low-power IGLOO FPGA using Chisel☆9Updated 8 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- HLS Custom-Precision Floating-Point Library☆13Updated 7 years ago
- ☆119Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆7Updated 8 years ago
- ☆44Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- ☆84Updated 4 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆39Updated 8 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- ☆14Updated 9 years ago
- Caffe to VHDL☆67Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- ☆14Updated 5 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Updated 8 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago