☆10Sep 3, 2016Updated 10 years ago
Alternatives and similar repositories for VCNN
Users that are interested in VCNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆119Dec 20, 2017Updated 8 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- Accellera SystemC Releases and Patches☆13Feb 3, 2018Updated 8 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆34Dec 2, 2016Updated 9 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆30Mar 19, 2019Updated 7 years ago
- RF-Net: A Unified Meta-Learning Framework for RF-enabledOne-Shot Human Activity Recognition☆27Sep 2, 2021Updated 5 years ago
- Traffic simulator especially for autonomous vehicles in urban areas☆11Nov 19, 2019Updated 6 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Using leishen 2d lidar and turtlebot to cartographer slam.☆11May 18, 2017Updated 9 years ago
- A tutorial project where Flask is used for backend and react for front-end☆12Jun 23, 2015Updated 11 years ago
- Project for Course Database System in Fudan and also ERP System for NGO(上海彩虹桥公益社)☆10May 11, 2017Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Learning An Effective Transformer for Remote Sensing Satellite Image Dehazing☆13Sep 25, 2023Updated 2 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Hardware Acceleration of Long Read Pairwise Overlapping in Genome Sequencing: Open Source Repository☆34Nov 8, 2024Updated last year
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- ☆14Jan 25, 2020Updated 6 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- SDK for Keystone Enclave - ABI/SBI libraries and sample apps☆44Oct 10, 2022Updated 3 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 4 months ago
- ☆14Apr 8, 2025Updated last year
- Encapsulate Xilinx PetaLinux tools 14.04 into docker image☆14Jun 25, 2018Updated 8 years ago
- Power Measurement Tool☆10Jul 13, 2025Updated last year
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- semantic segmentation using pytorch☆11Dec 1, 2017Updated 8 years ago
- GPU implementation of Winograd convolution☆10Oct 23, 2017Updated 8 years ago
- The matlab code of Sparse Contextual Activation (SCA) published in TIP 2016☆10Mar 18, 2018Updated 8 years ago
- Securing Data Analytics on Intel SGX using Randomization☆13Aug 30, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 9 years ago
- ☆13Mar 31, 2017Updated 9 years ago
- C++ Library for Quantum State Preparation (QSP)☆13Jan 5, 2023Updated 3 years ago
- Plant leaf disease classification using EfficientB3 deep learning architecture.☆13Aug 16, 2023Updated 3 years ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- Ansible role to install Erlang with kerl☆13Jul 22, 2014Updated 12 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 11 years ago