mlzxy / VCNN

Related projects: ⓘ

• b9515308 / ZCU102_YOLO
  ☆15Updated this week
• wanganran / XNORNet4FPGA
  XNOR-Net inference on low-power IGLOO FPGA using Chisel
  ☆9Updated 7 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 6 years ago
• cornell-zhang / facedetect-fpga
  ☆43Updated 4 years ago
• XDF2018 / SDSOC_CV_ML
  SDSoC, Computer Vision and Machine Learning
  ☆18Updated 5 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 6 years ago
• lankas / SqueezeNet
  ☆39Updated 7 years ago
• jongse-park / dnnweaver2.drone
  ☆23Updated this week
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆19Updated 6 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆86Updated 5 years ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆66Updated 4 years ago
• dicecco1 / fpga_cpfp
  HLS Custom-Precision Floating-Point Library
  ☆13Updated 6 years ago
• dr-liangma / shiftNet
  ☆13Updated 4 years ago
• xiangze / CNN_FPGA
  verilog CNN generator for FPGA
  ☆32Updated 3 years ago
• Xilinx / SDSoC_Examples
  ☆82Updated 4 years ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 3 years ago
• Caiyujie007 / OpenVPU
  This is an open CNN accelerator for everyone to use
  ☆14Updated 5 years ago
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 6 years ago
• sarlinpe / Hardware-Neural-Network
  Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
  ☆16Updated 7 years ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆21Updated 6 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• aravinds92 / Systolic-Array
  Systolic array based hardware for Image processing on the SPARTAN-6 FPGA
  ☆11Updated 8 years ago
• PeterOgden / ZCU104_VideoDemo
  PYNQ demo as seen at FPL 2018
  ☆20Updated 3 years ago
• sifive / block-nvdla-sifive
  ☆42Updated 2 years ago
• ztgao / ConvNN_FPGA_Accelerator
  ☆13Updated 8 years ago
• maeri-project / MAERI_bsv_isca2018
  MAERI public release
  ☆28Updated 3 years ago
• FelixWinterstein / Vivado-KMeans
  Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
  ☆47Updated 7 years ago
• valar1234 / SDAI
  An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
  ☆15Updated 7 years ago
• jasonlo0509 / Lenet_Accelerator
  ☆12Updated this week