FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)
☆33Feb 10, 2020Updated 6 years ago
Alternatives and similar repositories for ZipML-XeonFPGA
Users that are interested in ZipML-XeonFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- doppioDB - A hardware accelerated database☆53May 2, 2017Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 4 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆72Jul 25, 2018Updated 8 years ago
- Software control for CASPER FPGAs☆24Feb 5, 2026Updated 6 months ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- Generates CMSIS-SVD xml files from DTS info and Register templates☆12Apr 4, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- ☆28Nov 20, 2025Updated 9 months ago
- Triple Modular Redundancy☆31Sep 4, 2019Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- ☆13Aug 14, 2026Updated 3 weeks ago
- Optimize Neurostimulation Library and Tutorials☆11Jul 26, 2024Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 5 years ago
- Digital signal processing package for pulsar astronomy (copy of SourceForge version)☆16Jun 15, 2018Updated 8 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago
- FPU Generator☆20Aug 15, 2026Updated 2 weeks ago
- A low-cost, high-performance deep learning training framework that enables efficient 100B-scale model fine-tuning on a commodity server w…☆23Mar 21, 2025Updated last year