FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)
☆33Feb 10, 2020Updated 6 years ago
Alternatives and similar repositories for ZipML-XeonFPGA
Users that are interested in ZipML-XeonFPGA are comparing it to the libraries listed below
Sorting:
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- DINAMITE LLVM Pass☆11May 24, 2017Updated 8 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆13May 6, 2020Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- doppioDB - A hardware accelerated database☆51May 2, 2017Updated 8 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- ☆28Nov 20, 2025Updated 3 months ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 7 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- ☆16May 20, 2019Updated 6 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- ☆13Mar 3, 2022Updated 4 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated 3 weeks ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago