FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)
☆33Feb 10, 2020Updated 6 years ago
Alternatives and similar repositories for ZipML-XeonFPGA
Users that are interested in ZipML-XeonFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- doppioDB - A hardware accelerated database☆51May 2, 2017Updated 9 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 3 weeks ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆70Jul 25, 2018Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 8 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated 3 months ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- CAM: Asynchronous GPU-Initiated, CPU-Managed SSD Management for Batching Storage Access [ICDE'25]☆19Mar 3, 2025Updated last year
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- Semiconductor Device Simulator in 2D and 3D☆13Jul 16, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- development interface mil-std-1553b for system on chip☆25Feb 2, 2018Updated 8 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- ☆28Nov 20, 2025Updated 6 months ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- ☆12Aug 10, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- ☆12May 14, 2026Updated last week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆287Dec 5, 2019Updated 6 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago