TUT-ASI / leon3-grlib-gpl-mirrorLinks
Automated Git mirror of Gaisler's GRLIB/Leon3 releases
☆19Updated last month
Alternatives and similar repositories for leon3-grlib-gpl-mirror
Users that are interested in leon3-grlib-gpl-mirror are comparing it to the libraries listed below
Sorting:
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 8 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- general-cores☆20Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- ☆12Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago