Automated Git mirror of Gaisler's GRLIB/Leon3 releases
☆21Nov 2, 2025Updated 4 months ago
Alternatives and similar repositories for leon3-grlib-gpl-mirror
Users that are interested in leon3-grlib-gpl-mirror are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Interface definitions for VHDL-2019.☆34Updated this week
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last month
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 11 months ago
- Buildroot config for EBAZ4205☆18Feb 18, 2021Updated 5 years ago
- XtratuM Mirror☆21Apr 7, 2017Updated 8 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- ☆19Aug 30, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- Lime Digital Signal Processing☆28Nov 25, 2025Updated 3 months ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- ☆25Apr 4, 2025Updated 11 months ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆59Feb 24, 2026Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- ☆12May 21, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- ☆22May 24, 2015Updated 10 years ago
- VHDL related news.☆27Updated this week
- GCC port for OpenRISC 1000☆26Mar 29, 2025Updated 11 months ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Dec 4, 2019Updated 6 years ago
- River Raid game on FPGA☆23Oct 30, 2016Updated 9 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated 2 weeks ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago