OLIMEX / GateMateA1-EVBLinks
Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040
☆29Updated 6 months ago
Alternatives and similar repositories for GateMateA1-EVB
Users that are interested in GateMateA1-EVB are comparing it to the libraries listed below
Sorting:
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated this week
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆48Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated 11 months ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- ☆45Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 2 weeks ago
- FPGA Odysseus with ULX3S☆65Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- ☆34Updated last year