Portable HyperRAM controller
☆69Dec 8, 2024Updated last year
Alternatives and similar repositories for HyperRAM
Users that are interested in HyperRAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆94Aug 10, 2018Updated 8 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆88Oct 6, 2022Updated 3 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆104Oct 11, 2022Updated 3 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated last month
- ZX-Uno port for MEGA65 delivering a fully fledged ZX Spectrum 48k and 128k☆14Oct 13, 2024Updated last year
- simple hyperram controller☆11Feb 10, 2019Updated 7 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IEEE 754 single precision floating point library in systemverilog and vhdl☆42Jul 18, 2026Updated 3 weeks ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆99May 8, 2026Updated 3 months ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Nitro USB FPGA core☆88Mar 1, 2026Updated 5 months ago
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 5 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated last month
- ULX5M with GateMate with SDRAM☆61Jul 12, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆71Jan 30, 2026Updated 6 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 3 years ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 8 years ago
- ☆23Oct 19, 2021Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆269Apr 3, 2026Updated 4 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆28Dec 17, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VHDL Modules☆24Mar 16, 2015Updated 11 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- ESP32 based C64 keyboard to bluetooth adapter☆11May 22, 2020Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆33Nov 3, 2025Updated 9 months ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago