MJoergen / HyperRAMLinks
Portable HyperRAM controller
☆55Updated 6 months ago
Alternatives and similar repositories for HyperRAM
Users that are interested in HyperRAM are comparing it to the libraries listed below
Sorting:
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Demo projects for various Kintex FPGA boards☆60Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- ☆34Updated last year
- Wishbone interconnect utilities☆41Updated 4 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Nitro USB FPGA core☆85Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆77Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- ☆45Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- HDMI core in Chisel HDL☆51Updated last year