MJoergen / HyperRAM
Portable HyperRAM controller
☆54Updated 3 months ago
Alternatives and similar repositories for HyperRAM:
Users that are interested in HyperRAM are comparing it to the libraries listed below
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- Wishbone interconnect utilities☆39Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆33Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Nitro USB FPGA core☆84Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 5 months ago
- Demo projects for various Kintex FPGA boards☆51Updated 9 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆60Updated 2 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week