hydrausb3 / wch-ch569-serdesLinks
WCH CH569 SerDes Reverse Engineering
☆26Updated 2 years ago
Alternatives and similar repositories for wch-ch569-serdes
Users that are interested in wch-ch569-serdes are comparing it to the libraries listed below
Sorting:
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆17Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- SDK sch&layout reference design and datasheet documention☆60Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- ☆45Updated 2 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆32Updated 2 years ago
- ☆23Updated 2 years ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- FT2232HL JTAG & UART Downloader☆15Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- ☆25Updated 3 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆80Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago