hydrausb3 / wch-ch569-serdes
WCH CH569 SerDes Reverse Engineering
☆26Updated 2 years ago
Alternatives and similar repositories for wch-ch569-serdes:
Users that are interested in wch-ch569-serdes are comparing it to the libraries listed below
- WCH CH56x BSP for HydraUSB3 v1 hardware☆17Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- ☆45Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- SDK sch&layout reference design and datasheet documention☆60Updated last year
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆20Updated 7 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆31Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆79Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 9 months ago
- ☆23Updated 2 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated this week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated last year
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year