WCH CH569 SerDes Reverse Engineering
☆30Aug 13, 2022Updated 4 years ago
Alternatives and similar repositories for wch-ch569-serdes
Users that are interested in wch-ch569-serdes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WCH CH56x BSP for HydraUSB3 v1 hardware☆19Mar 4, 2024Updated 2 years ago
- HydraUSB3 (WCH CH569) open source test firmware / examples / libraries to experiment with streaming / high-speed protocols (USB2 HS, USB3…☆95Apr 25, 2023Updated 3 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 3 months ago
- ☆25Sep 12, 2021Updated 4 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 11 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Simple WCH MCU tool to flash over usb (compatible with WCH CH569 & CH565)☆22Jan 28, 2026Updated 6 months ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- KiCad RF Stuff☆14Aug 17, 2021Updated 5 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- SDK sch&layout reference design and datasheet documention☆77Feb 1, 2024Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- HydraUSB3 V1 is an open source developer kit for the WCH CH569 MCU to experiment with streaming / high-speed protocols(USB2 HS, USB3 SS, …☆38Jan 22, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated 2 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- Open source GPU in VHDL☆33Feb 25, 2025Updated last year
- ICN6211 Configurator☆45Jul 27, 2026Updated 3 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆25Nov 13, 2015Updated 10 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆75Jul 4, 2026Updated last month
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- LinuxCNC FPGA board port to LiteX☆33Jan 24, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆30Dec 22, 2020Updated 5 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆31Dec 20, 2022Updated 3 years ago
- ☆15Oct 3, 2023Updated 2 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- This library enables you to use 1 Hardware Timer on RP2040-based board, such as Nano_RP2040_Connect, RASPBERRY_PI_PICO, to control up to …☆19Dec 5, 2022Updated 3 years ago
- Artix7 SOM☆22Sep 9, 2024Updated last year
- RP2040 firmware for controlling GPIO over USB CDC with AT commands☆14Dec 22, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Jul 28, 2022Updated 4 years ago
- sigrok_slogic☆21Apr 15, 2025Updated last year
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆30Mar 30, 2026Updated 4 months ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 8 years ago
- Verilog design examples for use with the Signaloid C0-microSD☆57Jul 8, 2026Updated last month
- Siglent SDS1x0xX-E FPGA bitstreams☆47Dec 24, 2024Updated last year