hydrausb3 / wch-ch569-serdes
WCH CH569 SerDes Reverse Engineering
☆26Updated 2 years ago
Alternatives and similar repositories for wch-ch569-serdes:
Users that are interested in wch-ch569-serdes are comparing it to the libraries listed below
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆17Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- ☆45Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆31Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 4 months ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆79Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- SDK sch&layout reference design and datasheet documention☆60Updated last year
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆42Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Small footprint and configurable SPI core☆41Updated 2 weeks ago