cclienti / wavedisp
Python classes to create agnostic wave files for HDL simulator viewer
☆11Updated 5 years ago
Alternatives and similar repositories for wavedisp:
Users that are interested in wavedisp are comparing it to the libraries listed below
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆19Updated 2 weeks ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Icestudio collection for standard Input-Output in different devices☆14Updated 9 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Solving Sudokus using open source formal verification tools☆16Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆22Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- GUI editor for hardware description designs☆28Updated last year
- ☆22Updated last year
- verilog core for ws2812 leds☆32Updated 3 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆42Updated 2 years ago
- PMOD boards for ULX3S☆42Updated last year
- ☆12Updated 3 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Digital Circuit rendering engine☆38Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆18Updated 4 years ago
- ☆20Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago