Alternatives and similar repositories for wavedisp

Users that are interested in wavedisp are comparing it to the libraries listed below

• umarcor / hwstudio
  GUI editor for hardware description designs
  ☆30Updated 2 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated 2 years ago
• psychogenic / microcotb
  micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
  ☆17Updated 9 months ago
• dvc94ch / pycircuit
  Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)
  ☆62Updated 2 years ago
• mithro / kicad-pmod
  KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…
  ☆41Updated 4 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆52Updated 2 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆97Updated last year
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆24Updated 3 years ago
• emard / esp32ecp5
  micropython ESP32 programmer/flasher for ECP5 JTAG
  ☆74Updated 2 months ago
• olofk / observer
  ☆42Updated 5 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆39Updated 2 months ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆25Updated 7 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆40Updated 4 years ago
• albaEDA / Nirah
  Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…
  ☆12Updated 6 years ago
• mattvenn / vga-clock
  Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.
  ☆62Updated 4 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 9 years ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆58Updated 2 weeks ago
• QuickLogic-Corp / EOS-S3
  Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC
  ☆27Updated 4 years ago
• goran-mahovlic / ulx3s-extensions
  PMOD boards for ULX3S
  ☆46Updated 2 years ago
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 4 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆66Updated last month
• Blinkinlabs / QL-EOS-S3-breakout
  ☆12Updated 4 years ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆42Updated 11 months ago
• FPGAwars / Collection-stdio
  Icestudio collection for standard Input-Output in different devices
  ☆15Updated last year
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆33Updated 4 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 4 months ago
• RobertBaruch / nmigen-exercises
  Graded exercises for nMigen (WIP)
  ☆55Updated 4 years ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆81Updated 5 months ago
• kbob / nmigen-examples
  I want to learn [n]Migen.
  ☆42Updated 5 years ago
• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 5 years ago