cclienti / wavedispLinks
Python classes to create agnostic wave files for HDL simulator viewer
☆11Updated 5 years ago
Alternatives and similar repositories for wavedisp
Users that are interested in wavedisp are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Icestudio collection for standard Input-Output in different devices☆14Updated 11 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆21Updated this week
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Digital Circuit rendering engine☆39Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated this week
- PMOD boards for ULX3S☆43Updated last year
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 11 months ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆13Updated 3 months ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 8 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- ☆22Updated 3 weeks ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Yosys Plugins☆21Updated 5 years ago
- playing with XOR video patterns on an FPGA☆13Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- An abstract language model of VHDL written in Python.☆52Updated this week
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago