cclienti / wavedisp
Python classes to create agnostic wave files for HDL simulator viewer
☆11Updated 4 years ago
Alternatives and similar repositories for wavedisp:
Users that are interested in wavedisp are comparing it to the libraries listed below
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- PMOD boards for ULX3S☆41Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆18Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- ☆22Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.