cclienti / wavedisp
Python classes to create agnostic wave files for HDL simulator viewer
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for wavedisp
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆22Updated last year
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Digital Circuit rendering engine☆34Updated last year
- Solving Sudokus using open source formal verification tools☆15Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- ☆40Updated 4 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆16Updated this week
- A simple function to add wavedrom diagrams into an ipython notebook.☆22Updated 2 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- PMOD boards for ULX3S☆40Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆22Updated this week
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 6 years ago
- mantle library☆42Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- There are many RISC V projects on iCE40. This one is mine.☆13Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- ☆22Updated 2 years ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆56Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year