cclienti / wavedispLinks
Python classes to create agnostic wave files for HDL simulator viewer
☆12Updated 5 years ago
Alternatives and similar repositories for wavedisp
Users that are interested in wavedisp are comparing it to the libraries listed below
Sorting:
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆15Updated 8 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- GUI editor for hardware description designs☆30Updated 2 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- ☆42Updated 5 years ago
- verilog core for ws2812 leds☆33Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- sample VCD files☆39Updated last month
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 5 years ago
- ☆12Updated 4 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆27Updated last week
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Digital Circuit rendering engine☆39Updated 3 months ago
- datasheet generator☆30Updated 3 months ago
- ☆19Updated 5 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago