ULX5M with GateMate with SDRAM
☆62Aug 20, 2026Updated last month
Alternatives and similar repositories for ulx5m-gs
Users that are interested in ulx5m-gs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 6 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆105May 8, 2026Updated 4 months ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Curated Directory of Awesome Cologne Chips' GateMate FPGA Links.☆34Feb 21, 2026Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 10 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 8 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 5 months ago
- Apache NuttX RTOS on FPGA☆16Feb 20, 2024Updated 2 years ago
- Portable HyperRAM controller☆72Dec 8, 2024Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- LED blink example design for the Arrow DECA FPGA board☆16Jul 30, 2021Updated 5 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆90Sep 16, 2026Updated last week
- Tutorials centred around Gowin FPGA parts for the /r/GowinFPGA subreddit☆70Mar 13, 2024Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- Create bootable Amiga ADF disk images from executables.☆20Apr 22, 2026Updated 5 months ago
- Programming algorithm for ATF22V10C Generic Array Logic chip.☆14Jan 21, 2018Updated 8 years ago
- LimeSDR XTRX gateware project.☆23Sep 3, 2026Updated 3 weeks ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Zucker SOC