Digital HDL Design Full-stack Agents
☆165Jul 14, 2026Updated this week
Alternatives and similar repositories for digital-chip-design-agents
Users that are interested in digital-chip-design-agents are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆36Updated this week
- opensource NPU for LLM inference (this run gpt2)☆202Feb 16, 2026Updated 4 months ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆20Updated this week
- RTL agent team; Harness for Agentic hardware design and verificiation.☆39Updated this week
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆20Jun 30, 2026Updated 2 weeks ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 5 months ago
- ☆15Oct 8, 2024Updated last year
- Nix flake for more up-to-date versions of EDA tools☆28Updated this week
- ARCH hardware description language and compiler☆48Updated this week
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆204Jan 28, 2026Updated 5 months ago
- Open-source RTL logic simulator with CUDA acceleration☆286Sep 30, 2025Updated 9 months ago
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆27Jun 5, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Minimal TPU implementation with 8x8 systolic array and PyTorch integration☆64Jan 26, 2026Updated 5 months ago
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆17May 12, 2026Updated 2 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Jun 9, 2026Updated last month
- RTL data structure☆69Apr 23, 2026Updated 2 months ago
- CPPL: A Circuit Prompt Programming Language☆15May 29, 2026Updated last month
- ☆116Jun 22, 2026Updated 3 weeks ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is the repository for the IEEE version of the book☆83Sep 29, 2020Updated 5 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- ☆12May 8, 2022Updated 4 years ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆550Updated this week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆18Mar 26, 2026Updated 3 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆47Jul 11, 2025Updated last year
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆43Jul 2, 2026Updated last week
- ☆59Updated this week
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆251Jun 30, 2026Updated 2 weeks ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- ☆38May 22, 2025Updated last year