Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.
☆575Jul 18, 2026Updated this week
Alternatives and similar repositories for virtuoso-bridge-lite
Users that are interested in virtuoso-bridge-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for simulating gmoverid characteristics and gmoverid-based design☆116Jul 7, 2026Updated 2 weeks ago
- A toolbox for ADC modeling, testing, analysis, and calibration, etc.☆129Jul 9, 2026Updated last week
- Agent skills for veriloga☆26Updated this week
- Collection for agent skills on analog and mixed-signal (AMS) IC (integrated circuit) design☆27Jun 5, 2026Updated last month
- A seamless python to Cadence Virtuoso Skill interface☆326Mar 23, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Wor…☆42Jul 2, 2026Updated 2 weeks ago
- virtuoso bridge and CLI for AI agent☆29Jul 13, 2026Updated last week
- A MATLAB-based tool to accelerate amplifier design, now support 22nm/40nm/65nm/180nm.☆171Apr 13, 2026Updated 3 months ago
- cadence原理图转visio绘图☆44May 29, 2026Updated last month
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆183Feb 22, 2026Updated 4 months ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆26Jun 28, 2026Updated 3 weeks ago
- ☆39Updated this week
- dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.☆17May 12, 2026Updated 2 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆99Jan 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆47Nov 19, 2025Updated 8 months ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆170Jul 7, 2026Updated 2 weeks ago
- 🔬 ChipSeeker: The Ultimate IC Design Paper Search Engine☆28Updated this week
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆61Mar 14, 2026Updated 4 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆223Oct 6, 2025Updated 9 months ago
- Cadence Virtuoso Design Management System☆38Nov 13, 2022Updated 3 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆55Dec 13, 2025Updated 7 months ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆299Mar 16, 2026Updated 4 months ago
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆20Jun 30, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆87Oct 29, 2025Updated 8 months ago
- LLM-based transistor sizing for AMS circuits☆31Apr 23, 2026Updated 2 months ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 5 years ago
- Analog HDL Design Full-stack Agents☆17Jun 8, 2026Updated last month
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆30Apr 8, 2023Updated 3 years ago
- Cadence Virtuoso Git Integration written in SKILL++☆162Sep 3, 2022Updated 3 years ago
- ☆39May 22, 2026Updated last month
- ☆370Jul 5, 2026Updated 2 weeks ago
- SKILL Codes, PCell Creation☆21May 21, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 12 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆13Dec 12, 2021Updated 4 years ago
- ☆56Jun 29, 2024Updated 2 years ago
- Machine Generated Analog IC Layout☆291Apr 24, 2024Updated 2 years ago
- ☆171Dec 4, 2022Updated 3 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆57Apr 9, 2026Updated 3 months ago