A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.
☆29Aug 4, 2026Updated 3 months ago
Alternatives and similar repositories for Awesome-AI-for-Chip-Design
Users that are interested in Awesome-AI-for-Chip-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Updated this week
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- ☆14Aug 16, 2025Updated last year
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Updated this week
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆38Jul 24, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AProver: Agentic Prover for AI-Generated Code — LLM agents + BMC for automated verification of systems software☆23Updated this week
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆55Nov 2, 2026Updated last week
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆38Sep 4, 2026Updated 2 months ago
- ☆97Oct 29, 2025Updated last year
- LLM-aided Hardware Design and Verification☆47Oct 19, 2026Updated 3 weeks ago
- ☆15Mar 22, 2022Updated 4 years ago
- OpenROAD's Chatbot Assistant☆49Updated this week
- Hardware Agent☆36Updated this week
- Interactive lessons and reference material for analog and mixed-signal circuits and systems, including ADCs, PLLs, feedback, noise, and s…☆57Nov 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆25May 8, 2025Updated last year
- A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction (DAC 2022). Open source code available at https://gi…☆10Mar 22, 2023Updated 3 years ago
- An open-source benchmark for generating design RTL with natural language☆244Aug 15, 2026Updated 2 months ago
- ☆16Nov 27, 2025Updated 11 months ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆52Oct 29, 2026Updated 2 weeks ago
- The initial version of paper" OpenACM: An Open-Source SRAM-Based Approximate CiM Compiler"☆24Jul 29, 2026Updated 3 months ago
- ☆52Sep 16, 2026Updated last month
- The code about TC-Bench and CircuitMind☆18Jun 7, 2025Updated last year
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆26Dec 9, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning (ACL 2026)☆17Aug 19, 2026Updated 2 months ago
- ☆13Updated this week
- ☆12Updated this week
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆51Oct 13, 2026Updated 3 weeks ago
- RTL-to-Vector-to-GDS☆91Apr 2, 2026Updated 7 months ago
- A comprehensive benchmark for AI-aided chip design☆49Aug 6, 2026Updated 3 months ago
- BAG3 analog generators.☆11Jul 26, 2024Updated 2 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated last month
- ☆15May 6, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆46Apr 11, 2025Updated last year
- ☆10May 21, 2021Updated 5 years ago
- ☆10Apr 20, 2026Updated 6 months ago
- Initial version of ''The Anatomy of a Chip: A Graph-based Multi-View from RTL to GDSII''☆56Jun 23, 2026Updated 4 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆11Aug 19, 2024Updated 2 years ago
- ☆19Jan 22, 2025Updated last year
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆29Oct 30, 2026Updated 2 weeks ago
Are these results useful?