A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.
☆26Aug 4, 2026Updated last month
Alternatives and similar repositories for Awesome-AI-for-Chip-Design
Users that are interested in Awesome-AI-for-Chip-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Jul 3, 2026Updated 3 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆35Jul 24, 2025Updated last year
- ☆93Oct 29, 2025Updated 11 months ago
- LLM-aided Hardware Design and Verification☆43Sep 25, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Mar 22, 2022Updated 4 years ago
- OpenROAD's Chatbot Assistant☆48Updated this week
- ☆25May 8, 2025Updated last year
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆39Updated this week
- A robust analog circuit parameter optimization framework with sampling-efficient reinforcement learning☆25Dec 9, 2024Updated last year
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 3 months ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 7 years ago
- ☆14Jul 19, 2024Updated 2 years ago
- Agent skill R2G. Initial version for leveraging OpenRoad.☆43Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Mar 9, 2021Updated 5 years ago
- RTL-to-Vector-to-GDS☆88Apr 2, 2026Updated 6 months ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 3 years ago
- ☆45Apr 11, 2025Updated last year
- Initial version of ''The Anatomy of a Chip: A Graph-based Multi-View from RTL to GDSII''☆56Jun 23, 2026Updated 3 months ago
- Velocity Measurement by Doppler Radar implemented on Matlab☆12Nov 24, 2017Updated 8 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 10 months ago
- Connecting bv_decide to SMTLIB.☆19Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆112Jul 29, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Sep 25, 2026Updated last week
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆31Updated this week
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆52Nov 19, 2025Updated 10 months ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆15Dec 22, 2020Updated 5 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Project Status: Discontinued, New repository: spec2rtl-plugin☆31Feb 1, 2026Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆776Updated this week
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition f…☆20Feb 12, 2018Updated 8 years ago
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- [IJCAI'23] Speeding Up Multi-Objective Hyperparameter Optimization by Task Similarity-Based Meta-Learning for the Tree-Structured Parzen …☆10Apr 24, 2026Updated 5 months ago