A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.
☆24Aug 4, 2026Updated last month
Alternatives and similar repositories for Awesome-AI-for-Chip-Design
Users that are interested in Awesome-AI-for-Chip-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆35Jul 3, 2026Updated 2 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆33Jul 24, 2025Updated last year
- ☆92Oct 29, 2025Updated 10 months ago
- LLM-aided Hardware Design and Verification☆39Aug 22, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆15Mar 22, 2022Updated 4 years ago
- OpenROAD's Chatbot Assistant☆46Updated this week
- ☆25May 8, 2025Updated last year
- A repository for academic works on RTL generation and Analog circuit generation based on LLM☆31Sep 6, 2026Updated last week
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 3 months ago
- RTL code of some arbitration algorithm☆17Aug 25, 2019Updated 7 years ago
- ☆16Nov 27, 2025Updated 9 months ago
- ☆14Jul 19, 2024Updated 2 years ago
- Agent skill R2G. Initial version for leveraging OpenRoad.☆42Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RTL-to-Vector-to-GDS☆87Apr 2, 2026Updated 5 months ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆14Oct 9, 2022Updated 3 years ago
- ☆44Apr 11, 2025Updated last year
- Initial version of ''The Anatomy of a Chip: A Graph-based Multi-View from RTL to GDSII''☆56Jun 23, 2026Updated 2 months ago
- Velocity Measurement by Doppler Radar implemented on Matlab☆12Nov 24, 2017Updated 8 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 10 months ago
- Connecting bv_decide to SMTLIB.☆17Aug 27, 2026Updated 2 weeks ago
- ☆28Mar 26, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆28Updated this week
- The implementation of FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design (NeurIPS 2025)☆50Nov 19, 2025Updated 9 months ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆15Dec 22, 2020Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆723Updated this week
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition f…☆20Feb 12, 2018Updated 8 years ago
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- [IJCAI'23] Speeding Up Multi-Objective Hyperparameter Optimization by Task Similarity-Based Meta-Learning for the Tree-Structured Parzen …☆10Apr 24, 2026Updated 4 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 11 years ago
- ☆19Jul 2, 2024Updated 2 years ago