An inhouse RISC-V 32-bits CPU
☆20Feb 12, 2026Updated 4 months ago
Alternatives and similar repositories for synapse32
Users that are interested in synapse32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 9 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 10 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- Share your GPU without MIG or MPS☆50Jan 27, 2026Updated 5 months ago
- ☆15May 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12May 8, 2022Updated 4 years ago
- Tutorial on how to boot Zephyr on the Avnet/Digilent Zedboard, includes building a FPGA bitstream and the First Stage Boot Loader (FSBL)☆20Sep 21, 2024Updated last year
- "The measure of greatness in a scientific idea is the extent to which it stimulates thought and opens up new lines of research."― Paul Di…☆20Feb 27, 2021Updated 5 years ago
- 同济大学计算机组成原理课程设计，包括31条单周期cpu和54条多周期cpu☆22Jul 5, 2023Updated 3 years ago
- Slash Sim is a simple C based RV32 Instruction set simulator. This can be used to simulate any binary file that is compiled using RISCV t…☆21Jan 14, 2025Updated last year
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- ☆11Nov 17, 2025Updated 7 months ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- TinyQV - Crowdsourced Risc-V SoC☆37Updated this week
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 4 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆19Jan 12, 2023Updated 3 years ago
- PCMCsim: An Accurate Phase-Change Memory Controller Simulator and its Performance Analysis (ISPASS 2022)☆10Aug 3, 2024Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- ☆25Apr 13, 2025Updated last year
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆59Jun 7, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆20Sep 10, 2025Updated 9 months ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 4 months ago
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆24Apr 15, 2016Updated 10 years ago
- Codify on iPad utilizing Wasix and CoreML☆52Jun 24, 2026Updated last week
- Modding the IKEA SKAFTSÄRV with an ESP32 and WLED☆204Jun 7, 2026Updated 3 weeks ago
- Github Pages template for academic portfolio websites☆17Oct 22, 2024Updated last year
- ☆22Jul 28, 2016Updated 9 years ago
- ☆62Nov 20, 2025Updated 7 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- ☆12Jul 2, 2024Updated 2 years ago
- A Flutter-based mobile wardriving application for mapping MeshCore mesh network coverage in real-time.☆92Jun 9, 2026Updated 3 weeks ago
- ☆16Mar 27, 2024Updated 2 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- ☆15Apr 18, 2024Updated 2 years ago
- The starting place for all example code to get up and running using a Bracket Bot.☆53Jun 16, 2025Updated last year