An inhouse RISC-V 32-bits CPU
☆20Feb 12, 2026Updated 4 months ago
Alternatives and similar repositories for synapse32
Users that are interested in synapse32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆11Sep 19, 2025Updated 8 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆28Sep 4, 2025Updated 9 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆12May 8, 2022Updated 4 years ago
- Tutorial on how to boot Zephyr on the Avnet/Digilent Zedboard, includes building a FPGA bitstream and the First Stage Boot Loader (FSBL)☆20Sep 21, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Slash Sim is a simple C based RV32 Instruction set simulator. This can be used to simulate any binary file that is compiled using RISCV t…☆21Jan 14, 2025Updated last year
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- ☆11Nov 17, 2025Updated 6 months ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆19Jan 12, 2023Updated 3 years ago
- PCMCsim: An Accurate Phase-Change Memory Controller Simulator and its Performance Analysis (ISPASS 2022)☆10Aug 3, 2024Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆13Jan 5, 2018Updated 8 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆59Jun 7, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 4 months ago
- Codify on iPad utilizing Wasix and CoreML☆49Mar 22, 2026Updated 2 months ago
- Github Pages template for academic portfolio websites☆17Oct 22, 2024Updated last year
- ☆22Jul 28, 2016Updated 9 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 8 months ago
- ☆12Jul 2, 2024Updated last year
- ☆16Mar 27, 2024Updated 2 years ago
- hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel☆16Nov 15, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Apr 18, 2024Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆74Feb 12, 2026Updated 4 months ago
- Arduino Library for the AFE4490 SPO2 shield and breakout boards from Protocentral☆10Oct 31, 2025Updated 7 months ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- PyTorch-UVM on super-large language models.☆17Dec 21, 2020Updated 5 years ago
- A minimal BASIC interpreter for Arduino UNO (ATmega328P).☆55Jan 18, 2026Updated 4 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated 11 months ago
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 5 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Course material for Purdue ECE57000 Artificial Intelligence☆16Nov 8, 2018Updated 7 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago
- Debian12 Boot Image (U-boot, Linux Kernel, Debian12 RootFS) for ZYBO/ZYBO-Z7/PYNQ-Z1/DE10-Nano/DE0-Nano-SoC☆23May 2, 2025Updated last year
- ☆38May 22, 2025Updated last year
- My study notes and hands-on projects for CUDA-based GPU programming☆12Dec 11, 2025Updated 6 months ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- ☆16Apr 24, 2023Updated 3 years ago