☆48Sep 2, 2026Updated last month
Alternatives and similar repositories for CUTE
Users that are interested in CUTE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Aug 17, 2026Updated 2 months ago
- A fork of Xiangshan for AI☆64Updated this week
- A Heterogeneous GPU Platform for AI and Neural Graphics☆70Updated this week
- ☆33Mar 19, 2026Updated 7 months ago
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 10 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- XtraMAC code repo (Accepted by ISCA2026)☆32Sep 9, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated 3 weeks ago
- 这是一个用chisel实现的FP8混合乘加单元☆19Jun 18, 2025Updated last year
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆19Updated this week
- only display GPU☆10Mar 6, 2025Updated last year
- ☆41Oct 21, 2025Updated last year
- Linx Instruction Set Architecture☆84Oct 17, 2026Updated last week
- ☆28Updated this week
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 6 months ago
- 多核与并发数据结构-用于列车售票的可线性化并发数据结构☆17Jan 3, 2021Updated 5 years ago
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆29Sep 15, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated last week
- Analyze LLM inference: FLOPs, memory, Roofline model. Supports GQA, MoE, MLA, RoPE, SwiGLU. 19 models × 20+ hardware platforms.☆22Apr 16, 2026Updated 6 months ago
- Documentation for XiangShan Design☆53Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆23Updated this week
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- ☆22Apr 7, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆208Apr 15, 2026Updated 6 months ago
- CoralNPU behavior simulator based on MPACT-Sim☆28Oct 8, 2026Updated 2 weeks ago
- ☆16Oct 10, 2026Updated 2 weeks ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆142Updated this week
- RISC-V-based many-core neuromorphic architecture☆18Updated this week
- 替代spec官方的runspec脚本，可以运行在spec的命令前加上前缀命令，用于收集各种信息☆15Oct 16, 2026Updated last week
- ☆33Apr 10, 2026Updated 6 months ago
- Simulate distributed LLM training and inference across GPU clusters in your browser. Memory, throughput, cost, and parallelism strategy p…☆37Apr 1, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UM-SJTU JI VE450 2021 Summer Capstone Design Project☆10Aug 4, 2021Updated 5 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- Pick your favorite language to verify your chip.☆97Updated this week
- ☆15Jul 28, 2026Updated 2 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆59Mar 30, 2026Updated 6 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 23, 2025Updated last year