☆43Jul 23, 2026Updated last week
Alternatives and similar repositories for CUTE
Users that are interested in CUTE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fork of Xiangshan for AI☆56Updated this week
- ☆18Apr 17, 2026Updated 3 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆65Jun 22, 2026Updated last month
- ☆23Mar 19, 2026Updated 4 months ago
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆17Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆19Jul 14, 2026Updated 3 weeks ago
- 这是一个用chisel实现的FP8混合乘加单元☆18Jun 18, 2025Updated last year
- Linx Instruction Set Architecture☆74Updated this week
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- Model LLM inference on single-core dataflow accelerators☆19Dec 16, 2025Updated 7 months ago
- 多核与并发数据结构-用于列车售票的可线性化并发数据结构☆17Jan 3, 2021Updated 5 years ago
- Analyze LLM inference: FLOPs, memory, Roofline model. Supports GQA, MoE, MLA, RoPE, SwiGLU. 19 models × 20+ hardware platforms.☆21Apr 16, 2026Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Jul 28, 2026Updated last week
- XtraMAC code repo (Accepted by ISCA2026)☆20May 6, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 10 months ago
- CoralNPU behavior simulator based on MPACT-Sim☆25Jun 10, 2026Updated last month
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- 替代spec官方的runspec脚本，可以运行在spec的命令前加上前缀命令，用于收集各种信息☆15Updated this week
- Simulate distributed LLM training and inference across GPU clusters in your browser. Memory, throughput, cost, and parallelism strategy p…☆34Apr 1, 2026Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- RISC-V-based many-core neuromorphic architecture☆18Updated this week
- Pick your favorite language to verify your chip.☆94Jul 28, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FSA: Fusing FlashAttention within a Single Systolic Array☆190Apr 15, 2026Updated 3 months ago
- ☆77Jul 27, 2026Updated last week
- ☆10Dec 26, 2023Updated 2 years ago
- ☆81Apr 22, 2025Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- ☆15Jul 28, 2026Updated last week
- ☆41Oct 21, 2025Updated 9 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆28Apr 23, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Jun 29, 2026Updated last month
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated last week
- Documentation for XiangShan Design☆49Jul 12, 2026Updated 3 weeks ago
- ☆12Mar 13, 2011Updated 15 years ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆131Updated this week
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago