RTL agent team; Harness for Agentic hardware design and verificiation.
☆67Nov 11, 2026Updated this week
Alternatives and similar repositories for rtl-agent-team
Users that are interested in rtl-agent-team are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Claude Code plugin for process management from requirement sorting to delivery☆31Jun 4, 2026Updated 5 months ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated last month
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆30Aug 10, 2026Updated 3 months ago
- Open-source Agentic Development Environment (ADE) for RTL design and verification☆26Updated this week
- Claude Code skills & agents that automate a full RTL/Verilog design flow - architecture, RTL coding, lint, simulation, self-checking test…☆21Jun 10, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated last month
- ☆21Aug 19, 2026Updated 2 months ago
- RTL Interview Questions☆12Mar 23, 2019Updated 7 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- A liquid-glass diagram skill with 35 templates for Claude Code, Codex, and other SKILL.md agents☆20Updated this week
- ☆15May 10, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Convolutional Neural Network RTL-level Design☆89Oct 22, 2021Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆45Jun 27, 2021Updated 5 years ago
- ☆25Mar 19, 2026Updated 7 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- A C++ implementation of paper : SpArch: Efficient Architecture for Sparse Matrix Multiplication☆10Aug 22, 2022Updated 4 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- SpaceWire Light☆22Jul 17, 2014Updated 12 years ago
- My personal collection of HSPICE simulations.☆11Jun 18, 2012Updated 14 years ago
- ☆12May 29, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Feb 9, 2023Updated 3 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆47Dec 5, 2019Updated 6 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆49Updated this week
- uvm auto generator☆23Aug 27, 2018Updated 8 years ago
- Simple and clear project management tool. With which it is possible to display one or more projects graphically.☆15May 30, 2026Updated 5 months ago
- ☆44Dec 21, 2025Updated 10 months ago
- ☆71Apr 30, 2025Updated last year
- 该项目致力于实现 FPGA 设备的远程网络固件升级。基于 ALINX 为 ZYNQ 提供的固件固化例程进行开发，成功实现了远程升级功能，还对升级过程中的各个阶段进行了耗时测试。为了保障数据的准确性，在固件写入 Flash 之前，实施了 CRC 校验机制。☆13Aug 26, 2024Updated 2 years ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆26Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- ☆22Sep 12, 2026Updated 2 months ago
- UnityChip Verification AI-Agent☆239Updated this week
- ☆16Sep 17, 2026Updated last month
- ☆14Dec 9, 2025Updated 11 months ago
- ☆78Jul 30, 2021Updated 5 years ago
Are these results useful?