RTL agent team; Harness for Agentic hardware design and verificiation.
☆51Aug 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for rtl-agent-team
Users that are interested in rtl-agent-team are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆50Aug 3, 2026Updated last month
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆34Nov 17, 2024Updated last year
- A Claude Code plugin for process management from requirement sorting to delivery☆29Jun 4, 2026Updated 3 months ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆29Sep 4, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 6 years ago
- ☆12Mar 1, 2021Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- ☆24Mar 19, 2026Updated 5 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆44Dec 5, 2019Updated 6 years ago
- Embedding billion-scale networks accurately in one hour (TKDE paper 2023)☆11Sep 26, 2023Updated 2 years ago
- non-local means filter for OpenCV☆13Jul 6, 2013Updated 13 years ago
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆52Apr 12, 2026Updated 5 months ago
- ☆15Aug 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12May 29, 2020Updated 6 years ago
- ☆13Feb 9, 2023Updated 3 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 11 years ago
- The MATLAB code of the local mean decomposition using empirical optimal envelope☆13Jan 6, 2022Updated 4 years ago
- ☆77Jul 30, 2021Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆92Apr 26, 2026Updated 4 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆14Apr 8, 2025Updated last year
- ☆19Jul 25, 2018Updated 8 years ago
- ☆25Nov 30, 2018Updated 7 years ago
- ov5640_sdram_vga_FPGA☆10Mar 27, 2023Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆301Sep 2, 2026Updated last week
- ☆16Jan 17, 2023Updated 3 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- The Unified TileLink Memory Subsystem Tester for XiangShan☆15Aug 28, 2026Updated 2 weeks ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆16Oct 27, 2023Updated 2 years ago
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago