☆37May 22, 2025Updated 10 months ago
Alternatives and similar repositories for Semiconductor_Database
Users that are interested in Semiconductor_Database are comparing it to the libraries listed below
Sorting:
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 8 months ago
- Book: Quantum Computing Architecture and Hardware for Engineers - Step by Step☆149Jul 10, 2025Updated 8 months ago
- Tutorial 21: Introduction to Quantum Computing: From Algorithm to Hardware☆24Sep 9, 2023Updated 2 years ago
- For mosbius.org website☆30Jul 31, 2025Updated 7 months ago
- Embedding module for VASP and tools for its use.☆10Feb 20, 2025Updated last year
- Pseudopotential converter from upf to psp8☆11Jan 25, 2023Updated 3 years ago
- A repository for QDW 2025 materials.☆17May 21, 2025Updated 10 months ago
- ☆40Mar 9, 2026Updated last week
- ☆14May 24, 2025Updated 9 months ago
- libQASM: Library to parse cQASM files☆23Mar 12, 2026Updated last week
- ☆11May 8, 2022Updated 3 years ago
- CVA6 softcore contest☆22Mar 9, 2026Updated last week
- Workshop of Packaging and Publishing Local Python Codes☆10Jan 15, 2025Updated last year
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆64Mar 17, 2025Updated last year
- ☆21Nov 12, 2025Updated 4 months ago
- ☆48Apr 7, 2024Updated last year
- MSIEVE: A Library for Factoring Large Integers☆15Apr 7, 2023Updated 2 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆17Sep 10, 2025Updated 6 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆52Mar 5, 2026Updated 2 weeks ago
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 2 weeks ago
- A Menu Bar app for macOS and GUI app for WIndows/Linux that allows you to take a screenshot of equations and generate latex code of that …☆13Apr 26, 2023Updated 2 years ago
- Software to study polarization and topological properties of crystalline solids☆31Nov 15, 2024Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Updated this week
- TLA+ modules to model message-passing with different guarantees (reliable, duplicating, out-of-order, at-least-once), and create visualiz…☆10Apr 20, 2021Updated 4 years ago
- Fit and analyze scattering parameter data from resonators☆32Jul 14, 2022Updated 3 years ago
- Github Pages template for academic portfolio websites☆16Oct 22, 2024Updated last year
- a mini 2x2 systolic array and PE demo☆70Dec 21, 2025Updated 3 months ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 10 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated 2 weeks ago
- An overview talk on good (not necessarily best) practices for research software engineering☆21Jan 15, 2024Updated 2 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- A validated design database and simulation workflow software for superconducting quantum hardware☆47Jan 29, 2026Updated last month