VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.
☆55Oct 5, 2026Updated 2 weeks ago
Alternatives and similar repositories for veriflow-cc
Users that are interested in veriflow-cc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆26Aug 10, 2026Updated 2 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Sep 29, 2026Updated 3 weeks ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆61Oct 7, 2026Updated 2 weeks ago
- Digital HDL Design Full-stack Agents☆221Updated this week
- ☆49Oct 14, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- A Python implementation of the demosaicing dataset generation algorithm proposed by Khashabi et al. (July 2013). https://ieeexplore.ieee.…☆10Oct 3, 2023Updated 3 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆32Aug 14, 2026Updated 2 months ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆66Apr 2, 2026Updated 6 months ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆10Jun 17, 2016Updated 10 years ago
- ☆11Mar 11, 2025Updated last year
- ☆18Sep 2, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Sep 13, 2024Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- ☆17Feb 9, 2023Updated 3 years ago
- enables genome-scale simulation of intracellular signaling☆11Jan 24, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆109Oct 10, 2026Updated 2 weeks ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆319Aug 25, 2026Updated last month
- ☆15Jun 24, 2025Updated last year
- Video Stream Scaler☆43Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This software pack helps developers build products that are required to detect people using NXP’s i.MX RT1170 crossover MCU and eIQ® ML S…☆13Aug 7, 2023Updated 3 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆142Apr 11, 2025Updated last year
- A Claude Code plugin for process management from requirement sorting to delivery☆29Jun 4, 2026Updated 4 months ago
- ☆13Oct 23, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- ☆63May 22, 2026Updated 5 months ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆119Oct 13, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 10 months ago
- ☆31Aug 8, 2020Updated 6 years ago
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago