VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.
☆41Aug 3, 2026Updated this week
Alternatives and similar repositories for veriflow-cc
Users that are interested in veriflow-cc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL agent team; Harness for Agentic hardware design and verificiation.☆43Jul 17, 2026Updated 2 weeks ago
- 面向 AI 编程 Agent 的开源形式验证技能库，聚焦 FPV、SVA、证明优化、TCL 脚本与可扩展的形式验证工作流。Open-source formal verification skills for AI coding agents, focused on FPV,…☆24Jul 27, 2026Updated last week
- Digital HDL Design Full-stack Agents☆175Jul 28, 2026Updated last week
- ☆21Updated this week
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Jun 24, 2025Updated last year
- A Claude Code plugin for process management from requirement sorting to delivery☆22Jun 4, 2026Updated last month
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆130Apr 11, 2025Updated last year
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆60Apr 2, 2026Updated 4 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆21Jul 14, 2026Updated 2 weeks ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆22Jul 18, 2026Updated 2 weeks ago
- Contests☆20Jul 28, 2026Updated last week
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆74Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 8 months ago
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆21Jan 10, 2022Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆17Jul 10, 2026Updated 3 weeks ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆15Apr 11, 2023Updated 3 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 7 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 5 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- Modular RISC-V implementation & SoC☆17Updated this week
- ☆20May 22, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Using Llama2 with Haystack, the NLP/LLM framework.☆16Jul 21, 2023Updated 3 years ago
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated last year
- A standalone userspace Wireguard (Boringtun) implementation built to be as small as possible.☆13Jun 30, 2026Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- PCIe Device Emulation in QEMU☆95Mar 28, 2023Updated 3 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆27Apr 9, 2026Updated 3 months ago
- ☆12Jul 13, 2023Updated 3 years ago