VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.
☆55Oct 5, 2026Updated last month
Alternatives and similar repositories for veriflow-cc
Users that are interested in veriflow-cc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- skill for vivado☆15Mar 16, 2026Updated 7 months ago
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆30Aug 10, 2026Updated 3 months ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆37Sep 29, 2026Updated last month
- ☆18Sep 2, 2020Updated 6 years ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆67Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆34Aug 14, 2026Updated 2 months ago
- Digital HDL Design Full-stack Agents☆231Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Oct 30, 2026Updated 2 weeks ago
- Claude Code skills & agents that automate a full RTL/Verilog design flow - architecture, RTL coding, lint, simulation, self-checking test…☆21Jun 10, 2026Updated 5 months ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 3 months ago
- AI-powered SystemVerilog development assistant — design, verify, debug, and deliver working RTL with natural language.☆119Sep 16, 2026Updated last month
- A Python implementation of the demosaicing dataset generation algorithm proposed by Khashabi et al. (July 2013). https://ieeexplore.ieee.…☆10Oct 3, 2023Updated 3 years ago
- ☆16Sep 14, 2020Updated 6 years ago
- UART - RTL Design and Verification☆13Sep 6, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆332Aug 25, 2026Updated 2 months ago
- ☆18Nov 9, 2022Updated 4 years ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- Course material for "Automation of Logical Reasoning"☆10May 26, 2025Updated last year
- ☆63May 22, 2026Updated 5 months ago
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆67Apr 2, 2026Updated 7 months ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- A Spec-to-RTL subsystem framework of CirbuildSTG, and a direct implementation of Spec2RTL-agent framework proposed by Yu, Zhongzhi, et al…☆16Apr 7, 2026Updated 7 months ago
- Agent skill for generating and verifying AGENTS.md files for coding agents.☆15Aug 26, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆19May 31, 2019Updated 7 years ago
- A fast sparse triangular solver compatible with SciPy.☆10Oct 10, 2026Updated last month
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆10Jun 17, 2016Updated 10 years ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆117Oct 21, 2026Updated 3 weeks ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆38Jul 27, 2026Updated 3 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- ☆10Aug 3, 2026Updated 3 months ago
- A digital circuit verification library for Lean4☆12Jul 29, 2026Updated 3 months ago
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆17Feb 9, 2023Updated 3 years ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆131Oct 13, 2026Updated 3 weeks ago
- ☆15Sep 13, 2024Updated 2 years ago
- Fast Camera Image Processing Pipeline for Mobile☆23Nov 16, 2025Updated 11 months ago
- YosysHQ SVA AXI Properties☆60Feb 7, 2023Updated 3 years ago
- SM4加密解密算法Verilog代码实现☆13Jun 5, 2024Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆26Nov 21, 2020Updated 5 years ago
Are these results useful?