VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a stateful, zero-dependency LLM orchestration skill. Features sub-agent nesting for code gen and behavioral-driven verification.
☆45Aug 3, 2026Updated 3 weeks ago
Alternatives and similar repositories for veriflow-cc
Users that are interested in veriflow-cc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL agent team; Harness for Agentic hardware design and verificiation.☆48Updated this week
- 面向 AI 编程 Agent 的开源形式验证技能库，聚焦 FPV、SVA、证明优化、TCL 脚本与可扩展的形式验证工作流。Open-source formal verification skills for AI coding agents, focused on FPV,…☆29Jul 27, 2026Updated 3 weeks ago
- ☆31Updated this week
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆10Jun 17, 2016Updated 10 years ago
- ☆15Sep 13, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- ☆15Jun 24, 2025Updated last year
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆64Apr 2, 2026Updated 4 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆21Jul 14, 2026Updated last month
- Contests☆20Jul 28, 2026Updated 3 weeks ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆86Updated this week
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Updated this week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- zynqmp_cam_isp_demo linux软件项目☆23Dec 18, 2022Updated 3 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆22Aug 14, 2026Updated last week
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- a image demosaicking neural network based on UNet++☆11Mar 24, 2021Updated 5 years ago
- ☆17Jul 10, 2026Updated last month
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆15Jul 23, 2025Updated last year
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆15Apr 11, 2023Updated 3 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆22Aug 23, 2018Updated 8 years ago
- 专业的曲线、折线、柱状图绘制控件（ActiveX），高效灵活，可深度定制，支持插件开发。☆20Oct 4, 2021Updated 4 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 weeks ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- [ICML 2022 Spotlight] Finding the Task-Optimal Low-Bit Sub-Distribution in Deep Neural Networks☆11May 21, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- Modular RISC-V implementation & SoC☆18Aug 3, 2026Updated 3 weeks ago
- ☆21May 22, 2026Updated 3 months ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- PCIe Device Emulation in QEMU☆95Mar 28, 2023Updated 3 years ago