xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bit calculations, structured entry decoding, log source locations, SVA semantics, persistent verification knowledge, and a unified MCP entry point
☆117Oct 21, 2026Updated 3 weeks ago
Alternatives and similar repositories for xverif
Users that are interested in xverif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆63May 22, 2026Updated 5 months ago
- ☆24May 22, 2026Updated 5 months ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆131Oct 13, 2026Updated 3 weeks ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆280Oct 23, 2026Updated 3 weeks ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- ☆49Nov 1, 2026Updated last week
- uvm framework generator☆12Oct 17, 2026Updated 3 weeks ago
- UnityChip Verification AI-Agent☆239Updated this week
- ☆14Jun 9, 2026Updated 5 months ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- ☆25Mar 19, 2026Updated 7 months ago
- ☆29Sep 19, 2026Updated last month
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 8 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆17Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- Configurable AXI4 Verification IP developed using UVM, featuring reusable master and slave agents, protocol checking, functional coverage…☆12Mar 7, 2026Updated 8 months ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- DVSim is a build and run system written in Python that runs a variety of EDA tool flows☆16Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 11 years ago
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- High-level digital waveform analysis in Python.☆51Oct 29, 2026Updated 2 weeks ago
- This is for uvm_tb_gen☆62Feb 13, 2025Updated last year
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Dec 6, 2023Updated 2 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- Systemverilog DPI-C call Python function☆29Mar 11, 2021Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆210Jan 28, 2026Updated 9 months ago
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆22Updated this week
Are these results useful?