☆59Jul 14, 2026Updated this week
Alternatives and similar repositories for xverif
Users that are interested in xverif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆57May 22, 2026Updated last month
- ☆20May 22, 2026Updated last month
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆18Updated this week
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Feb 6, 2021Updated 5 years ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆17Updated this week
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- ☆19Jul 1, 2026Updated last week
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 7 months ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆22Apr 21, 2022Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Oct 27, 2022Updated 3 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 6 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆92Apr 29, 2026Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆36Updated this week
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- RISC-V Verification Interface☆157Jun 11, 2026Updated last month
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆67Aug 18, 2021Updated 4 years ago
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- Open source release from our ICLR 2020 paper, CLN2INV: Learning Loop Invariants with Continuous Logic Networks.☆21Jun 8, 2020Updated 6 years ago
- ☆20Dec 29, 2014Updated 11 years ago