xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bit calculations, structured entry decoding, log source locations, SVA semantics, persistent verification knowledge, and a unified MCP entry point
☆74Aug 3, 2026Updated this week
Alternatives and similar repositories for xverif
Users that are interested in xverif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆59May 22, 2026Updated 2 months ago
- ☆20May 22, 2026Updated 2 months ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 4 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆21Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆21Jul 14, 2026Updated 2 weeks ago
- ☆15Feb 6, 2021Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- 面向 AI 编程 Agent 的开源形式验证技能库，聚焦 FPV、SVA、证明优化、TCL 脚本与可扩展的形式验证工作流。Open-source formal verification skills for AI coding agents, focused on FPV,…☆24Jul 27, 2026Updated last week
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 8 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Dec 6, 2023Updated 2 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- ☆23Mar 19, 2026Updated 4 months ago
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- UnityChip Verification AI-Agent☆199Jul 16, 2026Updated 2 weeks ago
- UVM interactive debug library☆36Feb 28, 2026Updated 5 months ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- To verify the SPI Master IP using the APB and SPI AVIPs☆22Apr 21, 2022Updated 4 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A comprehensive benchmark for AI-aided chip design☆36Jul 20, 2026Updated 2 weeks ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- ☆21Oct 27, 2022Updated 3 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆41Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆69Aug 18, 2021Updated 4 years ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- AMBA AXI VIP☆469Jun 28, 2024Updated 2 years ago