tongchen126 / Boot-Debian-On-Litex-RocketLinks
☆13Updated 3 years ago
Alternatives and similar repositories for Boot-Debian-On-Litex-Rocket
Users that are interested in Boot-Debian-On-Litex-Rocket are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- GUI editor for hardware description designs☆28Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- ☆34Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- ☆35Updated 6 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago
- sample VCD files☆37Updated last year
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago
- ☆59Updated 3 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- ☆36Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago