tongchen126 / Boot-Debian-On-Litex-Rocket
☆13Updated 3 years ago
Alternatives and similar repositories for Boot-Debian-On-Litex-Rocket:
Users that are interested in Boot-Debian-On-Litex-Rocket are comparing it to the libraries listed below
- ☆33Updated 4 years ago
- sample VCD files☆37Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- ☆59Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- Portable HyperRAM controller☆54Updated 5 months ago
- ☆36Updated 2 years ago
- My notes for DDR3 SDRAM controller☆33Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Spen's Official OpenOCD Mirror☆49Updated last month
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago