tongchen126 / Boot-Debian-On-Litex-RocketLinks
☆14Updated 3 years ago
Alternatives and similar repositories for Boot-Debian-On-Litex-Rocket
Users that are interested in Boot-Debian-On-Litex-Rocket are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- ☆34Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 2 weeks ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆37Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆40Updated 3 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Portable HyperRAM controller☆60Updated 10 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆20Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆137Updated 10 months ago
- sample VCD files☆39Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- ☆53Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago