tongchen126 / Boot-Debian-On-Litex-RocketLinks
☆14Updated 3 years ago
Alternatives and similar repositories for Boot-Debian-On-Litex-Rocket
Users that are interested in Boot-Debian-On-Litex-Rocket are comparing it to the libraries listed below
Sorting:
- ☆34Updated 4 years ago
- ☆137Updated 10 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆37Updated last week
- sample VCD files☆39Updated 3 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Portable HyperRAM controller☆59Updated 10 months ago
- Wishbone interconnect utilities☆41Updated 8 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last month
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Tools for FPGA development.☆48Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- GUI editor for hardware description designs☆29Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- ☆86Updated last week