☆14Mar 21, 2022Updated 3 years ago
Alternatives and similar repositories for Boot-Debian-On-Litex-Rocket
Users that are interested in Boot-Debian-On-Litex-Rocket are comparing it to the libraries listed below
Sorting:
- ☆16Apr 21, 2022Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Updated this week
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 3 years ago
- Python DVB-T decoder☆22Feb 24, 2016Updated 10 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- An FPGA/PCI Device Reference Platform☆32Dec 10, 2020Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- ☆34Feb 3, 2021Updated 5 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆44Mar 7, 2024Updated 2 years ago
- ☆32Jan 11, 2026Updated last month
- Instrument to capture RSSI and data of 433MHz transmissions☆12Sep 5, 2020Updated 5 years ago
- A covenant for individuals who want to defend freedom☆17Oct 18, 2021Updated 4 years ago
- An Open Source driver for the IntelliKeys AT Keyboard☆13Oct 29, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- Overlays and controls for Virtual Radar Server using Leaflet maps☆11Jul 5, 2024Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- Mutation Cover with Yosys (MCY)☆91Updated this week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆46Nov 14, 2025Updated 3 months ago
- mashup for doing realtime FM radio metadata decoding☆17Jul 6, 2023Updated 2 years ago
- Wrapper of libserialport written in V☆11Nov 21, 2021Updated 4 years ago
- Open-sourcing my latest music album.☆12Sep 23, 2020Updated 5 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 5 months ago
- Golang / SegDSP Spectrum Paint Generator☆10Feb 20, 2019Updated 7 years ago
- Open tools and data for cloudless automatic speech recognition☆11Oct 1, 2019Updated 6 years ago
- ☆13May 22, 2025Updated 9 months ago
- live sample synthesizer for monome norns☆11Feb 4, 2022Updated 4 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Blinking Led Project☆10Aug 29, 2023Updated 2 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago