Alternatives and similar repositories for logicmin:

Users that are interested in logicmin are comparing it to the libraries listed below

• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆80Updated this week
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 6 months ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆22Updated last year
• adbrant / zuma-fpga
  Fine Grain FPGA Overlay Architecture and Tools
  ☆25Updated 3 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆41Updated last year
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆26Updated 3 years ago
• emsec / ImpeccableCircuits
  Hardware designs for fault detection
  ☆17Updated 4 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated 4 months ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 8 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆30Updated 4 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• sgherbst / anasymod
  A framework for FPGA emulation of mixed-signal systems
  ☆35Updated 3 years ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆82Updated 8 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆20Updated 3 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• wohali / vcd_parsealyze
  A Value Change Dump (VCD) file parser and analyzer
  ☆19Updated 4 years ago
• mit-ll / CEP
  The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…
  ☆64Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆70Updated 4 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 9 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago