Alternatives and similar repositories for logicmin:

Users that are interested in logicmin are comparing it to the libraries listed below

• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• adbrant / zuma-fpga
  Fine Grain FPGA Overlay Architecture and Tools
  ☆24Updated 3 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆48Updated last year
• jck / uhdl
  Utilities for MyHDL
  ☆18Updated last year
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆24Updated 2 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆137Updated 4 years ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 7 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated 2 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆74Updated 3 months ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 7 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆111Updated last year
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 5 years ago
• phanrahan / mantle
  mantle library
  ☆42Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆30Updated 3 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 9 months ago
• cjdrake / pyeda
  Python EDA
  ☆316Updated last month
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 3 years ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 11 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆81Updated last week