Alternatives and similar repositories for logicmin

Users that are interested in logicmin are comparing it to the libraries listed below

• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 6 months ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Updated 9 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆64Updated 5 months ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆30Updated 3 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆59Updated last year
• cjdrake / pyeda
  Python EDA
  ☆340Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆45Updated 3 months ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 9 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 7 months ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated last month
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Updated 10 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆23Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 7 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆94Updated this week
• tdb-alcorn / chisel-formal
  ☆24Updated 4 years ago
• comsec-group / cellift-yosys
  A fork of Yosys that integrates the CellIFT pass
  ☆13Updated 5 months ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆127Updated 2 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago
• adbrant / zuma-fpga
  Fine Grain FPGA Overlay Architecture and Tools
  ☆28Updated 4 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆166Updated 5 years ago