Alternatives and similar repositories for logicmin:

Users that are interested in logicmin are comparing it to the libraries listed below

• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆63Updated this week
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆24Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆134Updated 4 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆65Updated 3 weeks ago
• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 3 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• mvcisback / py-aiger
  py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
  ☆41Updated 3 weeks ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆81Updated 6 months ago
• upscale-project / generic-sqed-demo
  ☆12Updated 3 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• adbrant / zuma-fpga
  Fine Grain FPGA Overlay Architecture and Tools
  ☆24Updated 3 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆30Updated 3 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆76Updated 2 months ago
• msoeken / kitty
  C++ truth table library
  ☆51Updated 9 months ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆110Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆88Updated this week
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated last month
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆11Updated 5 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆48Updated this week
• msoeken / cirkit
  A circuit toolkit
  ☆96Updated 4 years ago