dreylago / logicminLinks
Logic Minimization in Python
☆24Updated last year
Alternatives and similar repositories for logicmin
Users that are interested in logicmin are comparing it to the libraries listed below
Sorting:
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated this week
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆15Updated 6 years ago
- ☆13Updated 4 years ago
- ☆16Updated last year
- Debuggable hardware generator☆69Updated 2 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆25Updated 3 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Hardware designs for fault detection☆18Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated 11 months ago
- Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley☆51Updated last year
- Integer Multiplier Generator for Verilog☆23Updated last year
- AIGER And-Inverter-Graph Library☆79Updated 3 weeks ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- BAG framework☆40Updated 11 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Mirror of tachyon-da cvc Verilog simulator☆46Updated last year
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- Benchmarks for Yosys development☆24Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated last year
- ☆23Updated 4 years ago
- C++ truth table library☆56Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 weeks ago