clementine-m / msr-uncore-cbo
This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.
☆11Updated 7 years ago
Alternatives and similar repositories for msr-uncore-cbo:
Users that are interested in msr-uncore-cbo are comparing it to the libraries listed below
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆18Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- ☆17Updated 2 years ago
- ☆43Updated 6 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆30Updated 6 years ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆96Updated 11 months ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- Reload+Refresh PoC☆14Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆18Updated 5 years ago
- ☆16Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x☆21Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- ☆11Updated 5 years ago
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Updated 4 years ago
- SGXBounds: Memory Safety for Shielded Execution (compiler pass and runtime)☆32Updated 7 years ago
- ☆12Updated 4 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆44Updated 5 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆18Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆16Updated last month