Alternatives and similar repositories for msr-uncore-cbo

Users that are interested in msr-uncore-cbo are comparing it to the libraries listed below

• jdmccalpin / SKX-SF-Conflicts
  Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.
  ☆29Updated 7 years ago
• flowyroll / uarchsec
  ☆47Updated 7 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆22Updated 4 years ago
• FxPiGaAo / Hacky-Racer
  ☆17Updated 6 months ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆30Updated 3 years ago
• vusec / tlbdr
  ☆17Updated 3 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆61Updated 5 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 5 years ago
• aliireza / slice-aware
  Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
  ☆41Updated 6 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆20Updated 5 years ago
• aakahlow / gem5Valid_Haswell
  ☆21Updated 5 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 4 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• tongzhou80 / Intel-TSX-test-suite
  A suite of simple programs to test Intels' TSX extension
  ☆14Updated 8 years ago
• CPU-Security / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆22Updated 2 years ago
• WukLab / Pythia
  Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.
  ☆30Updated 5 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆52Updated 6 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆14Updated 2 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆23Updated 3 years ago
• csail-csg / parsec
  ☆11Updated 5 years ago
• vusec / xlate
  Code to evaluate XLATE attacks as well existing cache attacks.
  ☆31Updated 7 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 6 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆16Updated 5 years ago
• TheNetAdmin / LENS-VANS
  Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]
  ☆32Updated 3 years ago
• obilaniu / libpfc
  A small library and kernel module for easy access to x86 performance monitor counters under Linux.
  ☆106Updated last year
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• 0x161e-swei / covert-channel-101
  ☆13Updated 6 years ago
• DataChi / memdb
  Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.
  ☆92Updated 10 years ago
• dskarlatos / ElasticCuckooHashing
  (elastic) cuckoo hashing
  ☆15Updated 5 years ago