This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.
☆12Oct 11, 2017Updated 8 years ago
Alternatives and similar repositories for msr-uncore-cbo
Users that are interested in msr-uncore-cbo are comparing it to the libraries listed below
Sorting:
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆30Oct 24, 2020Updated 5 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Aug 17, 2018Updated 7 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆63Aug 7, 2022Updated 3 years ago
- ☆45Jul 19, 2023Updated 2 years ago
- Instruction cache leakage detection tool for modular exponentation software.☆15Mar 17, 2017Updated 9 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Nov 23, 2023Updated 2 years ago
- ☆13Jun 22, 2019Updated 6 years ago
- [MICRO'20] LENS: A Low-level NVRAM Profiler [USENIX Security'23] NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems☆14Jul 8, 2024Updated last year
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- ☆12Apr 1, 2025Updated 11 months ago
- ☆20Aug 3, 2018Updated 7 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- This repository contains examples of Flush+Flush cache attacks☆170Oct 12, 2021Updated 4 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41May 20, 2019Updated 6 years ago
- The CTF questions about smart contracts☆11Sep 1, 2018Updated 7 years ago
- Remove upvote and comment counts from Hacker News.☆16Jul 15, 2020Updated 5 years ago
- It is a tool to analyze the pattern of memory mapped file I/O using Intel pin.☆19Apr 2, 2018Updated 7 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 5 years ago
- ☆12Jan 19, 2020Updated 6 years ago
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆21Nov 25, 2025Updated 3 months ago
- ☆11Nov 17, 2025Updated 4 months ago
- 剑指 offer☆11Aug 10, 2016Updated 9 years ago
- A list of resources for the talk Rowhammer Revisited: From Exploration to Exploitation and Mitigation☆15Dec 13, 2023Updated 2 years ago
- ☆16Apr 6, 2023Updated 2 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- ☆10Nov 27, 2023Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆39Jul 29, 2022Updated 3 years ago
- Multi-platform topology-aware memory management library☆13Apr 23, 2020Updated 5 years ago
- ☆14Jan 10, 2023Updated 3 years ago
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆12Apr 29, 2019Updated 6 years ago
- Example of an over all attack using DLL_Wrapper.☆11Aug 22, 2017Updated 8 years ago
- ☆12Apr 5, 2016Updated 9 years ago
- Troopers Conference Supporting Materials☆12Apr 8, 2015Updated 10 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆144Jul 10, 2021Updated 4 years ago
- a screen snapshot application under UEFI☆10Jan 22, 2014Updated 12 years ago