clementine-m / msr-uncore-cboView external linksLinks
This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.
☆12Oct 11, 2017Updated 8 years ago
Alternatives and similar repositories for msr-uncore-cbo
Users that are interested in msr-uncore-cbo are comparing it to the libraries listed below
Sorting:
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆30Oct 24, 2020Updated 5 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Aug 17, 2018Updated 7 years ago
- ☆11Aug 23, 2023Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 2 weeks ago
- ☆13Jun 22, 2019Updated 6 years ago
- [MICRO'20] LENS: A Low-level NVRAM Profiler [USENIX Security'23] NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems☆14Jul 8, 2024Updated last year
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- ☆45Jul 19, 2023Updated 2 years ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 5 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41May 20, 2019Updated 6 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Nov 23, 2023Updated 2 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- My notes on various HPC papers.☆26Jan 7, 2023Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 4 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- It is a tool to analyze the pattern of memory mapped file I/O using Intel pin.☆19Apr 2, 2018Updated 7 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Aug 7, 2022Updated 3 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 5 years ago
- This repository contains examples of Flush+Flush cache attacks☆169Oct 12, 2021Updated 4 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- GCC port of TM system Mnemosyne☆32Oct 29, 2018Updated 7 years ago
- A native symbolic execution engine for WebAssembly☆49Jul 6, 2024Updated last year
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆39Jul 29, 2022Updated 3 years ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆41Updated this week
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- Code examples using new features from C++20☆35Feb 18, 2021Updated 4 years ago
- ☆42Mar 31, 2025Updated 10 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Sep 6, 2022Updated 3 years ago
- ☆42Dec 5, 2025Updated 2 months ago
- Transparent serialization of python plain-old-data classes☆12Aug 31, 2022Updated 3 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆14Jan 10, 2023Updated 3 years ago
- Releasing open-sourced version of the code used in the paper "Perceptron-based Prefetch Filtering (ISCA 2019)"☆10May 27, 2022Updated 3 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Oct 15, 2025Updated 4 months ago
- Source code for OSDI 2023 paper titled "Cilantro - Performance-Aware Resource Allocation for General Objectives via Online Feedback"☆40Jul 6, 2023Updated 2 years ago
- Defeating Pointer Authentication on the Apple M1 with Hardware Attacks☆48Aug 12, 2022Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago