TinyTapeout / tinytapeout_gds_viewerLinks
Tiny Tapeout GDS Online Viewer
☆21Updated 3 months ago
Alternatives and similar repositories for tinytapeout_gds_viewer
Users that are interested in tinytapeout_gds_viewer are comparing it to the libraries listed below
Sorting:
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Updated 5 years ago
- Exploring gate level simulation☆59Updated 9 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- ☆47Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- Industry standard I/O for Amaranth HDL☆31Updated last year
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- SAR ADC on tiny tapeout☆45Updated 11 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Updated last week
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- An FPGA reverse engineering and documentation project☆64Updated this week
- LiteX development baseboards arround the SQRL Acorn.☆73Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- ☆59Updated 6 months ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- ☆38Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆31Updated this week
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 7 months ago
- Virtual Development Board☆64Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Prefix tree adder space exploration library☆56Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆67Updated 9 months ago
- A modern schematic entry and simulation program☆80Updated this week