metr0jw / Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGALinks
FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch
☆98Updated last week
Alternatives and similar repositories for Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA
Users that are interested in Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA are comparing it to the libraries listed below
Sorting:
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- Spiking Neural Network RTL Implementation☆64Updated 4 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆214Updated 6 years ago
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- FPGA Design of a Spiking Neural Network.☆45Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- SNN on FPGA☆11Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 9 months ago
- ☆20Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆198Updated 2 years ago
- ☆53Updated last year
- A nest brain simulator based on FPGA(LIF NEURON)☆15Updated 4 years ago
- ☆98Updated 5 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆64Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- ☆17Updated 4 years ago
- Modeling of memristors in LTSpise environment☆35Updated last week
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- ReRAM implementation on CNN☆18Updated 6 years ago
- I will share some useful or interesting papers about neuromorphic processor☆28Updated 10 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated 3 weeks ago
- ☆30Updated 3 years ago