fiberhood / MorphleLogicLinks
Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD
☆21Updated 2 years ago
Alternatives and similar repositories for MorphleLogic
Users that are interested in MorphleLogic are comparing it to the libraries listed below
Sorting:
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- RISC-V RV32E core designed for minimal area☆16Updated 6 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆15Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- ☆16Updated last month
- A design for TinyTapeout☆16Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆19Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆35Updated 7 months ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆48Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- ☆13Updated 2 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆17Updated 2 weeks ago
- 16 bit RISC-V proof of concept☆24Updated 8 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆15Updated 11 years ago