fiberhood / MorphleLogic
Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for MorphleLogic
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A 6800 CPU written in nMigen☆47Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆12Updated last year
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆13Updated last year
- ☆25Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 8 years ago
- A SoC for DOOM☆16Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- BaseBoard design for QMTech Kintex 7 FPGA☆19Updated 2 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- A design for TinyTapeout☆15Updated 2 years ago
- Learn how to create your own 32-bit system from scratch.☆12Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆49Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago