Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.
☆108Jan 29, 2022Updated 4 years ago
Alternatives and similar repositories for karuta
Users that are interested in karuta are comparing it to the libraries listed below
Sorting:
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- ☆54Jul 25, 2024Updated last year
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆109Jan 29, 2025Updated last year
- Original FPGA platform☆71Updated this week
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆172Aug 12, 2025Updated 6 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Jul 20, 2019Updated 6 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated this week
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- soap - Structural Optimisation of Arithmetic Programs☆24May 9, 2016Updated 9 years ago
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- a free, portable, minimalist, work-in-progress RTPS implementation☆12Nov 1, 2017Updated 8 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- ☆14Sep 8, 2019Updated 6 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Byeol Programming language.☆10Feb 22, 2026Updated last week
- Simple RISC-V emulator☆16Sep 4, 2020Updated 5 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- ☆10Jul 12, 2017Updated 8 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- ☆17Apr 16, 2023Updated 2 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆361Oct 17, 2023Updated 2 years ago
- ☆37Jun 1, 2022Updated 3 years ago
- SERV RISC-V sample for Tang Nano FPGA board☆19Dec 17, 2019Updated 6 years ago
- rcaml is an OCaml implementation in Rust☆63Dec 25, 2017Updated 8 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- A programming language that has a strong nature to be a glue of commands.☆48Jul 31, 2022Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago