Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.
☆109Jan 29, 2022Updated 4 years ago
Alternatives and similar repositories for karuta
Users that are interested in karuta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 5 years ago
- ☆56Jul 25, 2024Updated 2 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated 5 months ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Original FPGA platform☆76Aug 26, 2026Updated 3 weeks ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- みんなのSystemVerilog☆19May 12, 2022Updated 4 years ago
- RISC-V documentation transrate to Japanese.☆73Jan 1, 2022Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Updated this week
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆54Nov 21, 2016Updated 9 years ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆182Jul 20, 2019Updated 7 years ago
- 進捗大陸で使用されたSATySFiファイル☆12May 22, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- tiger compiler☆10May 6, 2018Updated 8 years ago
- Bring Deep Learning to small devices☆247Apr 22, 2021Updated 5 years ago
- YOLOtiny v2をchainerに移植したもの☆13Jan 5, 2018Updated 8 years ago
- Web MIDI API (Working Draft) 日本語訳☆16Dec 5, 2024Updated last year
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆327Mar 8, 2026Updated 6 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆367Oct 17, 2023Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Steamer: presentation in SATySFi☆14May 9, 2019Updated 7 years ago
- SERV RISC-V sample for Tang Nano FPGA board☆20Dec 17, 2019Updated 6 years ago
- Math matrix library for SATySFi☆14Oct 15, 2019Updated 6 years ago
- A programming language that has a strong nature to be a glue of commands.☆48Jul 31, 2022Updated 4 years ago
- A work-in-progess programming language modeled after Ada and C++☆25Dec 11, 2022Updated 3 years ago
- a free, portable, minimalist, work-in-progress RTPS implementation☆12Nov 1, 2017Updated 8 years ago
- Crosscompiling SATySFi from Ubuntu to Windows☆16Jul 8, 2018Updated 8 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Apr 16, 2023Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA☆16Apr 21, 2019Updated 7 years ago
- Custom OPAM repository for SATySFi libraries managed by Satyrographos☆19Apr 29, 2026Updated 4 months ago
- rcaml is an OCaml implementation in Rust☆63Dec 25, 2017Updated 8 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago