Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for FPGA development.
☆108Jan 29, 2022Updated 4 years ago
Alternatives and similar repositories for karuta
Users that are interested in karuta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- ☆54Jul 25, 2024Updated last year
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Updated this week
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Original FPGA platform☆74Feb 28, 2026Updated 3 weeks ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆172Aug 12, 2025Updated 7 months ago
- みんなのSystemVerilog☆19May 12, 2022Updated 3 years ago
- ☆37Jan 27, 2023Updated 3 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38Mar 15, 2026Updated last week
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆181Jul 20, 2019Updated 6 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- Bring Deep Learning to small devices☆248Apr 22, 2021Updated 4 years ago
- tiger compiler☆10May 6, 2018Updated 7 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- YOLOtiny v2をchainerに移植したもの☆13Jan 5, 2018Updated 8 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆324Mar 8, 2026Updated 2 weeks ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- 進捗大陸で使用されたSATySFiファイル☆12May 22, 2023Updated 2 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆362Oct 17, 2023Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- Byeol Programming language.☆10Mar 14, 2026Updated last week
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Web Audio N Interface☆12Oct 21, 2015Updated 10 years ago
- SERV RISC-V sample for Tang Nano FPGA board☆19Dec 17, 2019Updated 6 years ago
- Steamer: presentation in SATySFi☆14May 9, 2019Updated 6 years ago
- a free, portable, minimalist, work-in-progress RTPS implementation☆12Nov 1, 2017Updated 8 years ago
- A work-in-progess programming language modeled after Ada and C++☆25Dec 11, 2022Updated 3 years ago
- ☆15Apr 17, 2022Updated 3 years ago
- Crosscompiling SATySFi from Ubuntu to Windows☆16Jul 8, 2018Updated 7 years ago
- ☆17Apr 16, 2023Updated 2 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- rcaml is an OCaml implementation in Rust☆63Dec 25, 2017Updated 8 years ago
- Custom OPAM repository for SATySFi libraries managed by Satyrographos☆18Jan 20, 2025Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year