uvahotspot / HotSpotLinks
HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.
☆146Updated 2 years ago
Alternatives and similar repositories for HotSpot
Users that are interested in HotSpot are comparing it to the libraries listed below
Sorting:
- ☆39Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 7 months ago
- 3D-ICE Official github repository☆28Updated last month
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆20Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- ☆91Updated 6 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- The first version of TritonPart☆31Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆197Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- ☆71Updated 2 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Python iterface for Cadence LEF/DEF parser.☆28Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆62Updated 7 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 6 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆48Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- An integrated CGRA design framework☆91Updated 9 months ago
- ☆227Updated 9 months ago
- A list of our chiplet simulaters☆46Updated 6 months ago
- ☆46Updated last year
- ☆77Updated this week