Alternatives and similar repositories for DS3

Users that are interested in DS3 are comparing it to the libraries listed below

• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆71Updated last year
• spcl / rapidchiplet
  A toolchain for rapid design space exploration of chiplet architectures
  ☆63Updated 3 months ago
• horizon-research / CamJ
  CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing
  ☆24Updated 2 years ago
• Yinxiao-Feng / chiplet-network-sim
  ☆48Updated 5 months ago
• FCAS-LAB / Chiplet-Gem5-SharedMemory
  ☆36Updated last year
• suchandler96 / gem5-NVDLA
  ☆36Updated 7 months ago
• TeCSAR-UNCC / gem5-SALAM
  ☆103Updated last year
• Sibylau / HLS_designs
  Systolic array implementations for Cholesky, LU, and QR decomposition
  ☆46Updated 11 months ago
• GT-CHIPS / gem5_chips
  gem5 repository to study chiplet-based systems
  ☆84Updated 6 years ago
• CastLab-KAIST / OpenMDS
  ☆14Updated 2 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆95Updated last year
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆19Updated 6 months ago
• StanfordAHA / aha
  ☆61Updated this week
• ecolab-nus / morpher
  An Open-Source Tool for CGRA Accelerators
  ☆76Updated last month
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• PrincetonUniversity / MosaicSim
  Heterogeneous simulator for DECADES Project
  ☆32Updated last year
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆88Updated 2 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆42Updated 2 years ago
• neurosim / DNN_NeuroSim_V1.3
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆72Updated last year
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆30Updated 2 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆40Updated last year
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆39Updated 11 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆52Updated 3 years ago
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆71Updated 7 months ago
• hpc-ulisboa / NDPmulator
  A Full-System Framework for Simulating NDP devices from Caches to DRAM
  ☆20Updated last year
• wincle626 / HLS_Legup
  ☆29Updated 8 years ago
• Xilinx / merlin-compiler
  ☆59Updated 2 years ago
• Liu-Cheng / cycle-accurate-SystemC-simulator-over-ramulator
  An example of using Ramulator as memory model in a cycle-accurate SystemC Design
  ☆53Updated 8 years ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆31Updated 3 years ago
• pnnl / soda-opt
  ☆51Updated 4 months ago