segemena / DS3
A system-level domain-specific systems-on-chip simulation framework
☆17Updated 2 years ago
Alternatives and similar repositories for DS3:
Users that are interested in DS3 are comparing it to the libraries listed below
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Heterogenous ML accelerator☆17Updated 4 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 7 months ago
- ☆28Updated 4 months ago
- ☆25Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆13Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆8Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆16Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- [Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆16Updated 5 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- ☆54Updated this week
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- ☆53Updated last year
- FPGA version of Rodinia in HLS C/C++☆32Updated 4 years ago
- ☆57Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated 3 weeks ago
- [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆44Updated last year
- Systolic array implementations for Cholesky, LU, and QR decomposition