sheldonucr / commercial_thermal_map_datasetLinks
☆33Updated 8 months ago
Alternatives and similar repositories for commercial_thermal_map_dataset
Users that are interested in commercial_thermal_map_dataset are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆43Updated 3 weeks ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- Datasets for EDA LLM research☆34Updated 9 months ago
- Library of open source Process Design Kits (PDKs)☆54Updated last week
- RTL data structure☆52Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 2 months ago
- Open source process design kit for 28nm open process☆64Updated last year
- ☆27Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- ☆35Updated 2 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆31Updated 3 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆60Updated last year
- ☆63Updated 5 months ago
- CGRA framework with vectorization support.☆35Updated last week
- sram/rram/mram.. compiler☆42Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆43Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- ☆77Updated 4 months ago
- Project repo for the POSH on-chip network generator☆50Updated 7 months ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11Updated last year
- A configurable SRAM generator☆56Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- Open-source RTL logic simulator with CUDA acceleration☆222Updated 2 weeks ago
- ☆88Updated 3 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated this week
- ☆33Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year